

Small Footprint MII/RMII 10/100 Ethernet Transceiver for Automotive Applications

PRODUCT FEATURES

Datasheet

Highlights

- Designed and tested for automotive applications
- Single-Chip Ethernet Physical Layer Transceiver (PHY)
- Comprehensive flexPWR[®] technology
 - Flexible power management architecture
 - LVCMOS Variable I/O voltage range: +1.8 V to +3.3 V
 - Integrated 1.2 V regulator
- HP Auto-MDIX support
- Small footprint 32-pin QFN, RoHS-compliant package (5 x 5 x 0.9 mm height)
- Deterministic 100 Mb internal loopback latency (MII Mode)

Target Applications

- Diagnostic interface (for dealership service bay)
- Fast software download (e.g., OBD connector)
- Gateway service interface (dealership, aftermarket repair shop)
- In-Vehicle engineering development interface
- Vehicle manufacturing test interface (production plant assembly line)
- Legislated inspections (emissions check, safety inspections)

Key Benefits

- High-performance 10/100 Ethernet transceiver
 - Compliant with IEEE802.3/802.3u (Fast Ethernet)
 - Compliant with ISO 802-3/IEEE 802.3 (10BASE-T)
 - Loop-back modes
 - Auto-negotiation
 - Automatic polarity detection and correction
 - Link status change wake-up detection
 - Vendor specific register functions
 - Supports both MII and the reduced pin count RMII interfaces
- Power and I/Os
 - Various low power modes
 - Integrated power-on reset circuit
 - Two status LED outputs
 - May be used with a single 3.3 V supply
- Additional Features
 - Ability to use a low cost 25 MHz crystal for reduced BOM
- Packaging
 - 32-pin QFN (5 x 5 mm), RoHS-compliant package with MII and RMII
- Environmental
 - Automotive grade A temp. support (-40°C to +85°C)
 - Automotive grade B temp. support (-40°C to +105°C)

ORDER NUMBER(S):

LAN88730AM-C (Tray) for 32-pin, QFN RoHS-complaint package (-40°C to +85°C temp)
LAN88730BM-C (Tray) for 32-pin, QFN RoHS-complaint package (-40°C to +105°C temp)
LAN88730AMR-C (Tape & Reel) for 32-pin, QFN RoHS-complaint package (-40°C to +85°C temp)
LAN88730BMR-C (Tape & Reel) for 32-pin, QFN RoHS-complaint package (-40°C to +105°C temp)

The table above represents valid part numbers at the time of printing and may not represent parts that are currently available. For the latest list of valid ordering numbers for this product, please contact the nearest sales office. For sales offices, please refer to the last page.

Table of Contents

Chap 1.1 1.2	General	ntroduction	. 7
Chan	iter 2 - F	Pin Description and Configuration	9
2.1		gnments	
2.2		ypes	
	Ballot 1	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
Chap	ter 3	Functional Description	19
3.1	Transcei	iveriver	19
	3.1.1	100BASE-TX Transmit	19
	3.1.2	100BASE-TX Receive	22
	3.1.3	10BASE-T Transmit	25
	3.1.4	10BASE-T Receive	25
3.2	Auto-Ne	gotiation	26
	3.2.1	Parallel Detection	28
	3.2.2	Restarting Auto-Negotiation	28
	3.2.3	Disabling Auto-Negotiation	28
	3.2.4	Half vs. Full Duplex	28
3.3	HP Auto	-MDIX Support	29
3.4	MAC Inte	erface	29
	3.4.1	MII	30
	3.4.2	RMII	30
	3.4.3	MII vs. RMII Configuration	32
3.5	Serial Ma	anagement Interface (SMI)	33
3.6	Interrupt	Management	34
	3.6.1	Primary Interrupt System	35
	3.6.2	Alternate Interrupt System	36
3.7	Configur	ation Straps	37
	3.7.1	PHYAD[2:0]: PHY Address Configuration	37
	3.7.2	MODE[2:0]: Mode Configuration	38
	3.7.3	RMIISEL: MII/RMII Mode Configuration	39
	3.7.4	nINTSEL: nINT/TXER/TXD4 Configuration	
3.8	Miscella	neous Functions	40
	3.8.1	LEDs	40
	3.8.2	Variable Voltage I/O	41
	3.8.3	Power-Down Modes	41
	3.8.4	Isolate Mode	42
	3.8.5	Resets	42
	3.8.6	Carrier Sense	43
	3.8.7	Collision Detect	43
	3.8.8	Link Integrity Test	43
	3.8.9	Loopback Operation	44
3.9	Applicati	on Diagrams	46
	3.9.1	Simplified System Level Application Diagram	
	3.9.2	Power Supply Diagram (1.2 V Supplied by Internal Regulator)	
	3.9.3	Twisted-Pair Interface Diagram (Single Power Supply)	
	3.9.4	Twisted-Pair Interface Diagram (Dual Power Supplies)	

Cha	pter 4	Register Descriptions
4.1	-	er Nomenclature
4.2	Contro	I and Status Registers
	4.2.1	Basic Control Register
	4.2.2	Basic Status Register
	4.2.3	PHY Identifier 1 Register
	4.2.4	PHY Identifier 2 Register
	4.2.5	Auto Negotiation Advertisement Register
	4.2.6	Auto Negotiation Link Partner Ability Register
	4.2.7	Auto Negotiation Expansion Register
	4.2.8	EDPD NLP / Crossover Time Register
	4.2.9	Mode Control/Status Register
	4.2.10	Special Modes Register
	4.2.11	Symbol Error Counter Register
	4.2.12	Special Control/Status Indications Register
	4.2.13	Interrupt Source Flag Register
	4.2.14	Interrupt Mask Register
	4.2.15	PHY Special Control/Status Register
~		
	pter 5	Operational Characteristics
5.1		te Maximum Ratings*
5.2		ing Conditions**
5.3		ge Thermal Specifications
5.4		e Regulator Characteristics
5.5		Consumption
5.6		ecifications
5.7		ecifications
	5.7.1	Equivalent Test Load
	5.7.2	Power Sequence Timing
	5.7.3	Power-On nRST & Configuration Strap Timing
	5.7.4	MII Interface Timing77
	5.7.5	RMII Interface Timing
	5.7.6	SMI Timing
5.8	Clock (Circuit
Cha	pter 6	Package Outline
Cha	nter 7	Revision History84
	1	

List of Figures

Figure 1.1	System Block Diagram	8
Figure 1.2	Architectural Overview	
Figure 2.1	32-QFN Pin Assignments (TOP VIEW)	9
Figure 3.1	100BASE-TX Transmit Data Path	
Figure 3.2	100BASE-TX Receive Data Path	
Figure 3.3	Relationship Between Received Data and Specific MII Signals	24
Figure 3.4	Direct Cable Connection vs. Cross-over Cable Connection	29
Figure 3.5	MDIO Timing and Frame Structure - READ Cycle	33
Figure 3.6	MDIO Timing and Frame Structure - WRITE Cycle	33
Figure 3.7	LED1 Polarity Configuration	40
Figure 3.8	LED2/nINTSEL Polarity Configuration	41
Figure 3.9	Near-end Loopback Block Diagram	44
Figure 3.10	Far Loopback Block Diagram	44
Figure 3.11	Connector Loopback Block Diagram	45
Figure 3.12	Simplified System Level Application Diagram	46
Figure 3.13	Power Supply Diagram (1.2 V Supplied by Internal Regulator)	47
Figure 3.14	Power Supply Diagram (1.2 V Supplied by External Source)	48
Figure 3.15	Twisted-Pair Interface Diagram (Single Power Supply)	48
Figure 3.16	Twisted-Pair Interface Diagram (Dual Power Supplies)	49
Figure 5.1	Output Equivalent Test Load	74
Figure 5.2	Power Sequence Timing	75
Figure 5.3	Power-On nRST & Configuration Strap Timing	76
Figure 5.4	MII Receive Timing	77
Figure 5.5	MII Transmit Timing	78
Figure 5.6	RMII Timing	79
Figure 5.7	SMI Timing	81
Figure 6.1	32-QFN Package	83

List of Tables

Table 2.1	MII/RMII Signals	0
Table 2.2	LED Pins	
Table 2.3	Serial Management Interface (SMI) Pins	4
Table 2.4	Ethernet Pins	
Table 2.5	Miscellaneous Pins	5
Table 2.6	Analog Reference Pins	6
Table 2.7	Power Pins	
Table 2.8	32-QFN Package Pin Assignments	7
Table 2.9	Buffer Types	
Table 3.1	4B/5B Code Table	0.
Table 3.2	MII/RMII Signal Mapping	2
Table 3.3	Interrupt Management Table	5
Table 3.4	Alternative Interrupt System Management Table	6
Table 3.5	Pin Names for Address Bits	7
Table 3.6	MODE[2:0] Bus	8
Table 3.7	Pin Names for Mode Bits	8
Table 4.1	Register Bit Types	0
Table 4.2	SMI Register Map 5	1
Table 5.1	Package Thermal Parameters	9
Table 5.2	Voltage Regulator Characteristics	9
Table 5.3	Power Consumption	0
Table 5.4	Non-Variable I/O Buffer Characteristics	1
Table 5.5	Variable I/O Buffer Characteristics	2
Table 5.6	100BASE-TX Transceiver Characteristics	'3
Table 5.7	10BASE-T Transceiver Characteristics	'3
Table 5.8	Power Sequence Timing Values	
Table 5.9	Power-On nRST & Configuration Strap Timing Values	6
Table 5.10	MII Receive Timing Values	
Table 5.11	MII Transmit Timing Values	8'
Table 5.12	RMII Timing Values	0
Table 5.13	RMII CLKIN (REF_CLK) Timing Values	0
Table 5.14	SMI Timing Values	1
Table 5.15	Crystal Specifications 8	2
Table 6.1	32-QFN Dimensions	3
Table 7.1	Customer Revision History 8	4

Chapter 1 Introduction

1.1 General Terms and Conventions

The following is a list of the general terms used throughout this document:

BYTE 8 bits

FIFO First In First Out buffer; often used for elasticity buffer

MAC Media Access Controller

MII Media Independent Interface

RMII™ Reduced Media Independent Interface

N/A Not Applicable

X Indicates that a logic state is "don't care" or undefined.

RESERVED Refers to a reserved bit field or address. Unless otherwise noted, reserved bits must always be zero

for write operations. Unless otherwise noted, values are not guaranteed when reading reserved bits.

Unless otherwise noted, do not read or write to reserved addresses.

SMI Serial Management Interface

1.2 General Description

The LAN88730 is a low-power 10BASE-T/100BASE-TX physical layer (PHY) transceiver with variable I/O voltage that is compliant with the IEEE 802.3 and 802.3u standards. The LAN88730 has been designed and tested to automotive grade specifications.

The LAN88730 supports communication with an Ethernet MAC via a standard MII (IEEE 802.3u)/RMII interface. It contains a full-duplex 10-BASE-T/100BASE-TX transceiver and supports 10 Mbps (10BASE-T) and 100 Mbps (100BASE-TX) operation. The LAN88730 implements auto-negotiation to automatically determine the best possible speed and duplex mode of operation. HP Auto-MDIX support allows the use of direct connect or cross-over LAN cables.

The LAN88730 supports both IEEE 802.3-2005 compliant and vendor-specific register functions. However, no register access is required for operation. The initial configuration may be selected via the configuration pins as described in Section 3.7, "Configuration Straps," on page 37. Register-selectable configuration options may be used to further define the functionality of the transceiver.

Per IEEE 802.3-2005 standards, all digital interface pins are tolerant to 3.6 V. The device can be configured to operate on a single 3.3 V supply utilizing an integrated 3.3 V to 1.2 V linear regulator.

The LAN88730 is available in automotive grade A (-40°C to +85°C) and B (-40°C to +105°C) temperature range versions. A typical system application is shown in Figure 1.1. Figure 1.2 provides an internal block diagram of the device.




Figure 1.1 System Block Diagram





Figure 1.2 Architectural Overview

Chapter 2 Pin Description and Configuration



Note: Exposed pad (VSS) on bottom of package must be connected to ground.

Figure 2.1 32-QFN Pin Assignments (TOP VIEW)

The package designators are:

- III Lot Tracking Code
- r Chip Revision Number
- y Last Digit of Assembly Year
- ww Assembly Work Week
- ttttttttt Lot Number (up to 9 characters)
- cc Country of origin abbreviation (optional: country may alternatively be molded into the plastic)

Note: When a lower case "n" is used at the beginning of the signal name, it indicates that the signal is active low. For example, nRST indicates that the reset signal is active low.

Note: The buffer type for each signal is indicated in the BUFFER TYPE column. A description of the buffer types is provided in Section 2.2.

Table 2.1 MII/RMII Signals

NUM PINS	NAME	SYMBOL	BUFFER TYPE	DESCRIPTION
1	Transmit Data 0	TXD0	VIS	The MAC transmits data to the transceiver using this signal in all modes.
1	Transmit Data 1	TXD1	VIS	The MAC transmits data to the transceiver using this signal in all modes.
1	Transmit Data 2 (MII Mode)	TXD2	VIS	The MAC transmits data to the transceiver using this signal in MII mode. Note: This signal must be grounded in RMII mode.
1	Transmit Data 3 (MII Mode)	TXD3	VIS	The MAC transmits data to the transceiver using this signal in MII mode. Note: This signal must be grounded in RMII mode.
1	Interrupt Output	nINT	VOD8 (PU)	Active low interrupt output. Place an external resistor pull-up to VDDIO. Note: Refer to Section 3.6, "Interrupt Management," on page 34 for additional details on device interrupts. Note: Refer to Section 3.8.1.2, "nINTSEL and LED2 Polarity Selection," on page 41 for details on how the nINTSEL configuration strap is used to determine the function of this pin.
	Transmit Error (MII Mode)	TXER	VIS	When driven high, the 4B/5B encode process substitutes the Transmit Error code-group (/H/) for the encoded data word. This input is ignored in the 10BASE-T mode of operation. Note: This signal is not used in RMII mode.
	Transmit Data 4 (MII Mode)	TXD4	VIS (PU)	In Symbol Interface (5B decoding) mode, this signal becomes the MII Transmit Data 4 line (the MSB of the 5-bit symbol code-group). Note: This signal is not used in RMII mode.
1	Transmit Enable	TXEN	VIS (PD)	Indicates that valid transmission data is present on TXD[3:0]. In RMII mode, only TXD[1:0] provide valid data.
1	Transmit Clock (MII Mode)	TXCLK	VO8	Used to latch data from the MAC into the transceiver. • MII (100BASE-TX): 25 MHz • MII (10BASE-T): 2.5 MHz Note: This signal is not used in RMII mode.

Table 2.1 MII/RMII Signals (continued)

NUM PINS	NAME	SYMBOL	BUFFER TYPE	DESCRIPTION
	Receive Data 0	RXD0	VO8	Bit 0 of the 4 (2 in RMII mode) data bits that are sent by the transceiver on the receive path.
1	PHY Operating Mode 0 Configuration Strap	MODE0	VIS (PU)	Combined with MODE1 and MODE2, this configuration strap sets the default PHY mode. See Note 2.1 for more information on configuration straps. Note: Refer to Section 3.7.2, "MODE[2:0]: Mode Configuration," on page 38 for additional details.
	Receive Data 1	RXD1	VO8	Bit 1 of the 4 (2 in RMII mode) data bits that are sent by the transceiver on the receive path.
1	PHY Operating Mode 1 Configuration Strap	MODE1	VIS (PU)	Combined with MODE0 and MODE2, this configuration strap sets the default PHY mode. See Note 2.1 for more information on configuration straps. Note: Refer to Section 3.7.2, "MODE[2:0]: Mode Configuration," on page 38 for additional details.
	Receive Data 2 (MII Mode)	RXD2	VO8	Bit 2 of the 4 (in MII mode) data bits that are sent by the transceiver on the receive path. Note: This signal is not used in RMII mode.
1	MII/RMII Mode Select Configuration Strap	<u>RMIISEL</u>	VIS (PD)	This configuration strap selects the MII or RMII mode of operation. When strapped low to VSS, MII mode is selected. When strapped high to VDDIO RMII mode is selected. See Note 2.1 for more information on configuration straps. Note: Refer to Section 3.7.3, "RMIISEL: MII/RMII Mode Configuration," on page 39 for additional details.
	Receive Data 3 (MII Mode)	RXD3	VO8	Bit 3 of the 4 (in MII mode) data bits that are sent by the transceiver on the receive path. Note: This signal is not used in RMII mode.
1	PHY Address 2 Configuration Strap	<u>PHYAD2</u>	VIS (PD)	Combined with PHYAD0 and PHYAD1, this configuration strap sets the transceiver's SMI address. See Note 2.1 for more information on configuration straps. Note: Refer to Section 3.7.1, "PHYAD[2:0]: PHY Address Configuration," on page 37 for additional information.

Table 2.1 MII/RMII Signals (continued)

NUM PINS	NAME	SYMBOL	BUFFER TYPE	DESCRIPTION
	Receive Error	RXER	VO8	This signal is asserted to indicate that an error was detected somewhere in the frame presently being transferred from the transceiver. Note: This signal is optional in RMII mode.
1	Receive Data 4 (MII Mode)	RXD4	VO8	In Symbol Interface (5B decoding) mode, this signal is the MII Receive Data 4 signal, the MSB of the received 5-bit symbol code-group. Note: Unless configured to the Symbol Interface mode, this pin functions as RXER.
	PHY Address 0 Configuration Strap	PHYAD0	VIS (PD)	Combined with PHYAD1 and PHYAD2, this configuration strap sets the transceiver's SMI address. See Note 2.1 for more information on configuration straps. Note: Refer to Section 3.7.1, "PHYAD[2:0]: PHY Address Configuration," on page 37 for additional information.
	Receive Clock (MII Mode)	RXCLK	VO8	In MII mode, this pin is the receive clock output. • MII (100BASE-TX): 25 MHz • MII (10BASE-T): 2.5 MHz
1	PHY Address 1 Configuration Strap	PHYAD1	VIS (PD)	Combined with PHYAD0 and PHYAD2, this configuration strap sets the transceiver's SMI address. See Note 2.1 for more information on configuration straps. Note: Refer to Section 3.7.1, "PHYAD[2:0]: PHY Address Configuration," on page 37 for additional information.
1	Receive Data Valid	RXDV	VO8	Indicates that recovered and decoded data is available on the RXD pins.

Table 2.1 MII/RMII Signals (continued)

NUM PINS	NAME	SYMBOL	BUFFER TYPE	DESCRIPTION
1	Collision Detect (MII Mode)	COL	VO8	This signal is asserted to indicate detection of a collision condition in MII mode.
	Carrier Sense / Receive Data Valid (RMII Mode)	CRS_DV	VO8	This signal is asserted to indicate the receive medium is non-idle in RMII mode. When a 10BASE-T packet is received, CRS_DV is asserted, but RXD[1:0] is held low until the SFD byte (10101011) is received. Note: Per the RMII standard, transmitted data is not looped back onto the receive data pins in 10BASE-T half-duplex mode.
	PHY Operating Mode 2 Configuration Strap	MODE2	VIS (PU)	Combined with MODE0 and MODE1, this configuration strap sets the default PHY mode. See Note 2.1 for more information on configuration straps. Note: Refer to Section 3.7.2, "MODE[2:0]: Mode Configuration," on page 38 for additional details.
1	Carrier Sense (MII Mode)	CRS	VO8 (PD)	This signal indicates detection of a carrier in MII mode.

Note 2.1 Configuration strap values are latched on power-on reset and system reset. Configuration straps are identified by an underlined symbol name. Signals that function as configuration straps must be augmented with an external resistor when connected to a load. Refer to Section 3.7, "Configuration Straps," on page 37 for additional information.

Table 2.2 LED Pins

NUM PINS	NAME	SYMBOL	BUFFER TYPE	DESCRIPTION
1	LED 1	LED1	O12	Link activity LED indication. This pin is driven active when a valid link is detected and blinks when activity is detected. Note: Refer to Section 3.8.1, "LEDs," on page 40 for additional LED information.
	LED 2	LED2	O12	Link speed LED indication. This pin is driven active when the operating speed is 100 Mbps. It is inactive when the operating speed is 10 Mbps or during line isolation. Note: Refer to Section 3.8.1, "LEDs," on page 40 for additional LED information.
1	nINT/TXER/ TXD4 Function Select Configuration Strap	<u>nINTSEL</u>	IS (PU)	This configuration strap selects the mode of the nINT/TXER/TXD4 pin. When nINTSEL is floated or pulled to VDD2A, nINT is selected for operation on the nINT/TXER/TXD4 pin (default). When nINTSEL is pulled low to VSS, TXER/TXD4 is selected for operation on the nINT/TXER/TXD4 pin. See Note 2.2 for more information on configuration straps. Note: Refer to See Section 3.8.1.2, "nINTSEL and LED2 Polarity Selection," on page 41 for additional information.

Note 2.2 Configuration strap values are latched on power-on reset and system reset. Configuration straps are identified by an underlined symbol name. Signals that function as configuration straps must be augmented with an external resistor when connected to a load. Refer to Section 3.7, "Configuration Straps," on page 37 for additional information.

Table 2.3 Serial Management Interface (SMI) Pins

NUM PINS	NAME	SYMBOL	BUFFER TYPE	DESCRIPTION
1	SMI Data Input/Output	MDIO	VIS/ VO8 (PU)	Serial Management Interface data input/output
1	SMI Clock	MDC	VIS	Serial Management Interface clock

Table 2.4 Ethernet Pins

NUM PINS	NAME	SYMBOL	BUFFER TYPE	DESCRIPTION
1	Ethernet TX/RX Positive Channel 1	TXP	AIO	Transmit/Receive Positive Channel 1
1	Ethernet TX/RX Negative Channel 1	TXN	AIO	Transmit/Receive Negative Channel 1
1	Ethernet TX/RX Positive Channel 2	RXP	AIO	Transmit/Receive Positive Channel 2
1	Ethernet TX/RX Negative Channel 2	RXN	AIO	Transmit/Receive Negative Channel 2

Table 2.5 Miscellaneous Pins

NUM PINS	NAME	SYMBOL	BUFFER TYPE	DESCRIPTION
	External Crystal Input	XTAL1	ICLK	External crystal input
1	External Clock Input	CLKIN	ICLK	Single-ended clock oscillator input. Note: When using a single ended clock oscillator, XTAL2 should be left unconnected.
1	External Crystal Output	XTAL2	OCLK	External crystal output
1	External Reset	nRST	VIS (PU)	System reset. This signal is active low.

Table 2.6 Analog Reference Pins

NUM PINS	NAME	SYMBOL	BUFFER TYPE	DESCRIPTION
1	External 1% Bias Resistor Input	RBIAS	Al	This pin requires connection of a 12.1 kΩ (1%) resistor to ground. Refer to the LAN88730 reference schematic for connection information. Note: The nominal voltage is 1.2 V and the resistor will dissipate approximately 1 mW of power.

Table 2.7 Power Pins

NUM PINS	NAME	SYMBOL	BUFFER TYPE	DESCRIPTION	
1	+1.8 V to +3.3 V Variable I/O Power	VDDIO	Р	+1.8 V to +3.3 V variable I/O power. Refer to the LAN88730 reference schematic for connection information.	
1	+1.2 V Digital Core Power Supply	VDDCR	Р	Supplied by the on-chip regulator Refer to the LAN88730 reference schematic for connection information. Note: 1 µF and 470 pF decoupling capacitors in parallel to ground should be used on this pin.	
1	+3.3 V Channel 1 Analog Port Power	VDD1A	Р	+3.3 V Analog Port Power to Channel 1. Refer to the LAN88730 reference schematic for connection information.	
1	+3.3 V Channel 2 Analog Port Power	VDD2A	Р	+3.3 V Analog Port Power to Channel 2 and the internal regulator. Refer to the LAN88730 reference schematic for connection information.	
1	Ground	VSS	Р	Common ground. This exposed pad must be connected to the ground plane with a via array.	

2.1 Pin Assignments

Table 2.8 32-QFN Package Pin Assignments

PIN NUM	PIN NAME	PIN NUM	PIN NAME
1	VDD2A	17	MDC
2	LED2/nINTSEL	18	nINT/TXER/TXD4
3	LED1	19	nRST
4	XTAL2	20	TXCLK
5	XTAL1/CLKIN	21	TXEN
6	VDDCR	22	TXD0
7	RXCLK/ <u>PHYAD1</u>	23	TXD1
8	RXD3/ <u>PHYAD2</u>	24	TXD2
9	RXD2/RMIISEL	25	TXD3
10	RXD1/MODE1	26	RXDV
11	RXD0/MODE0	27	VDD1A
12	VDDIO	28	TXN
13	RXER/RXD4/PHYAD0	29	TXP
14	CRS	30	RXN
15	COL/CRS_DV/MODE2	31	RXP
16	MDIO	32	RBIAS

2.2 Buffer Types

Table 2.9 Buffer Types

BUFFER TYPE	DESCRIPTION				
IS	Schmitt-triggered input				
O12	Output with 12 mA sink and 12 mA source				
VIS	Variable voltage Schmitt-triggered input				
VO8	Variable voltage output with 8 mA sink and 8 mA source				
VOD8	Variable voltage open-drain output with 8 mA sink				
PU	$50~\mu\text{A}$ (typical) internal pull-up. Unless otherwise noted in the pin description, internal pull-ups are always enabled.				
	Note: Internal pull-up resistors prevent unconnected inputs from floating. Do not rely on internal resistors to drive signals external to the device. When connected to a load that must be pulled high, an external resistor must be added.				
PD	50 μA (typical) internal pull-down. Unless otherwise noted in the pin description, internal pull-downs are always enabled.				
	Note: Internal pull-down resistors prevent unconnected inputs from floating. Do not rely on internal resistors to drive signals external to the device. When connected to a load that must be pulled low, an external resistor must be added.				
Al	Analog input				
AIO	Analog bi-directional				
ICLK	Crystal oscillator input pin				
OCLK	Crystal oscillator output pin				
Р	Power pin				

Note: The digital signals are not 5 V tolerant. Refer to Section 5.1, "Absolute Maximum Ratings*," on page 68 for additional buffer information.

Note: Sink and source capabilities are dependant on the VDDIO voltage. Refer to Section 5.1, "Absolute Maximum Ratings*," on page 68 for additional information.

Chapter 3 Functional Description

This chapter provides functional descriptions of the various device features. These features have been categorized into the following sections:

- Transceiver
- Auto-Negotiation
- HP Auto-MDIX Support
- MAC Interface
- Serial Management Interface (SMI)
- Interrupt Management
- Configuration Straps
- Miscellaneous Functions
- Application Diagrams

3.1 Transceiver

3.1.1 100BASE-TX Transmit

The 100BASE-TX transmit data path is shown in Figure 3.1. Each major block is explained in the following subsections.




Figure 3.1 100BASE-TX Transmit Data Path

100BASE-TX Transmit Data Across the MII/RMII Interface 3.1.1.1

For MII, the MAC controller drives the transmit data onto the TXD bus and asserts TXEN to indicate valid data. The data is latched by the transceiver's MII block on the rising edge of TXCLK. The data is in the form of 4-bit wide 25 MHz data.

For RMII, the MAC controller drives the transmit data onto the TXD bus and asserts TXEN to indicate valid data. The data is latched by the transceiver's RMII block on the rising edge of REF CLK. The data is in the form of 2-bit wide 50 MHz data.

3.1.1.2 4B/5B Encoding

The transmit data passes from the MII/RMII block to the 4B/5B encoder. This block encodes the data from 4-bit nibbles to 5-bit symbols (known as "code-groups") according to Table 3.1. Each 4-bit datanibble is mapped to 16 of the 32 possible code-groups. The remaining 16 code-groups are either used for control information or are not valid.

The first 16 code-groups are referred to by the hexadecimal values of their corresponding data nibbles, 0 through F. The remaining code-groups are given letter designations with slashes on either side. For example, an IDLE code-group is /I/, a transmit error code-group is /H/, etc.

Table 3.1 4B/5B Code Table CODE **RECEIVER TRANSMITTER GROUP** SYM INTERPRETATION INTERPRETATION 11110 0 0 0000 DATA 0 0000 DATA 01001 1 0001 1 0001 1

10100 2 0010 0010 2 2 3 3 3 0011 10101 0011 01010 4 4 0100 4 0100 01011 5 5 0101 5 0101 01110 6 6 0110 6 0110 01111 7 7 0111 7 0111 10010 8 8 1000 8 1000 10011 9 9 1001 9 1001 10110 Α Α 1010 Α 1010 10111 В В 1011 В 1011 11010 С С 1100 С 1100 11011 D D 1101 D 1101 Ε Ε Ε 11100 1110 1110 F F 11101 F 1111 1111 11111 ı **IDLE** Sent after /T/R until TXEN 11000 First nibble of SSD, translated to "0101" Sent for rising TXEN J

following IDLE, else RXER

Table 3.1 4B/5B Code Table (continued)

CODE GROUP	SYM	RECEIVER INTERPRETATION	TRANSMITTER INTERPRETATION		
10001	К	Second nibble of SSD, translated to "0101" following J, else RXER	Sent for rising TXEN		
01101	Т	First nibble of ESD, causes de-assertion of CRS if followed by /R/, else assertion of RXER	Sent for falling TXEN		
00111	R	Second nibble of ESD, causes deassertion of CRS if following /T/, else assertion of RXER	Sent for falling TXEN		
00100	Н	Transmit Error Symbol	Sent for rising TXER		
00110	V	INVALID, RXER if during RXDV	INVALID		
11001	V	INVALID, RXER if during RXDV	INVALID		
00000	V	INVALID, RXER if during RXDV	INVALID		
00001	V	INVALID, RXER if during RXDV	INVALID		
00010	V	INVALID, RXER if during RXDV	INVALID		
00011	V	INVALID, RXER if during RXDV	INVALID		
00101	V	INVALID, RXER if during RXDV	INVALID		
01000	V	INVALID, RXER if during RXDV	INVALID		
01100	V	INVALID, RXER if during RXDV	INVALID		
10000	V	INVALID, RXER if during RXDV	INVALID		

3.1.1.3 Scrambling

Repeated data patterns (especially the IDLE code-group) can have power spectral densities with large narrow-band peaks. Scrambling the data helps eliminate these peaks and spread the signal power more uniformly over the entire channel bandwidth. This uniform spectral density is required by FCC regulations to prevent excessive EMI from being radiated by the physical wiring.

The seed for the scrambler is generated from the transceiver address, PHYAD, ensuring that in multiple-transceiver applications, such as repeaters or switches, each transceiver will have its own scrambler sequence.

The scrambler also performs the Parallel In Serial Out conversion (PISO) of the data.

3.1.1.4 NRZI and MLT-3 Encoding

The scrambler block passes the 5-bit wide parallel data to the NRZI converter where it becomes a serial 125 MHz NRZI data stream. The NRZI is encoded to MLT-3. MLT-3 is a tri-level code where a change in the logic level represents a code bit "1" and the logic output remaining at the same level represents a code bit "0".

3.1.1.5 100M Transmit Driver

The MLT3 data is then passed to the analog transmitter, which drives the differential MLT-3 signal, on outputs TXP and TXN, to the twisted pair media across a 1:1 ratio isolation transformer. The 10BASE-T and 100BASE-TX signals pass through the same transformer so that common "magnetics" can be used for both. The transmitter drives into the 100 Ω impedance of the CAT-5 cable. Cable termination and impedance matching require external components.

3.1.1.6 100M Phase Lock Loop (PLL)

The 100M PLL locks onto reference clock and generates the 125 MHz clock used to drive the 125 MHz logic and the 100BASE-TX transmitter.

3.1.2 100BASE-TX Receive

The 100BASE-TX receive data path is shown in Figure 3.2. Each major block is explained in the following subsections.




Figure 3.2 100BASE-TX Receive Data Path

3.1.2.1 100M Receive Input

The MLT-3 from the cable is fed into the transceiver (on inputs RXP and RXN) via a 1:1 ratio transformer. The ADC samples the incoming differential signal at a rate of 125M samples per second. Using a 64-level quanitizer, it generates 6 digital bits to represent each sample. The DSP adjusts the gain of the ADC according to the observed signal levels such that the full dynamic range of the ADC can be used.

3.1.2.2 Equalizer, Baseline Wander Correction and Clock and Data Recovery

The 6 bits from the ADC are fed into the DSP block. The equalizer in the DSP section compensates for phase and amplitude distortion caused by the physical channel consisting of magnetics, connectors, and CAT- 5 cable. The equalizer can restore the signal for any good-quality CAT-5 cable between 1 m and 100 m.

If the DC content of the signal is such that the low-frequency components fall below the low frequency pole of the isolation transformer, then the droop characteristics of the transformer will become significant and Baseline Wander (BLW) on the received signal will result. To prevent corruption of the received data, the transceiver corrects for BLW and can receive the ANSI X3.263-1995 FDDI TP-PMD defined "killer packet" with no bit errors.

The 100M PLL generates multiple phases of the 125 MHz clock. A multiplexer, controlled by the timing unit of the DSP, selects the optimum phase for sampling the data. This is used as the received recovered clock. This clock is used to extract the serial data from the received signal.

3.1.2.3 NRZI and MLT-3 Decoding

The DSP generates the MLT-3 recovered levels that are fed to the MLT-3 converter. The MLT-3 is then converted to an NRZI data stream.

3.1.2.4 Descrambling

The descrambler performs an inverse function to the scrambler in the transmitter and also performs the Serial In Parallel Out (SIPO) conversion of the data.

During reception of IDLE (/I/) symbols. the descrambler synchronizes its descrambler key to the incoming stream. Once synchronization is achieved, the descrambler locks on this key and is able to descramble incoming data.

Special logic in the descrambler ensures synchronization with the remote transceiver by searching for IDLE symbols within a window of 4000 bytes (40 μ s). This window ensures that a maximum packet size of 1514 bytes, allowed by the IEEE 802.3 standard, can be received with no interference. If no IDLE-symbols are detected within this time-period, receive operation is aborted and the descrambler re-starts the synchronization process.

3.1.2.5 Alignment

The de-scrambled signal is then aligned into 5-bit code-groups by recognizing the /J/K/ Start-of-Stream Delimiter (SSD) pair at the start of a packet. Once the code-word alignment is determined, it is stored and utilized until the next start of frame.

3.1.2.6 5B/4B Decoding

The 5-bit code-groups are translated into 4-bit data nibbles according to the 4B/5B table. The translated data is presented on the RXD[3:0] signal lines. The SSD, /J/K/, is translated to "0101 0101" as the first 2 nibbles of the MAC preamble. Reception of the SSD causes the transceiver to assert the receive data valid signal, indicating that valid data is available on the RXD bus. Successive valid codegroups are translated to data nibbles. Reception of either the End of Stream Delimiter (ESD) consisting of the /T/R/ symbols, or at least two /l/ symbols causes the transceiver to de-assert the carrier sense and receive data valid signals.

Note: These symbols are not translated into data.

3.1.2.7 Receive Data Valid Signal

The Receive Data Valid signal (RXDV) indicates that recovered and decoded nibbles are being presented on the RXD[3:0] outputs synchronous to RXCLK. RXDV becomes active after the /J/K/ delimiter has been recognized and RXD is aligned to nibble boundaries. It remains active until either the /T/R/ delimiter is recognized or link test indicates failure or SIGDET becomes false.

RXDV is asserted when the first nibble of translated /J/K/ is ready for transfer over the Media Independent Interface (MII mode).




Figure 3.3 Relationship Between Received Data and Specific MII Signals

3.1.2.8 Receiver Errors

During a frame, unexpected code-groups are considered receive errors. Expected code groups are the DATA set (0 through F), and the /T/R/ (ESD) symbol pair. When a receive error occurs, the RXER signal is asserted and arbitrary data is driven onto the RXD[3:0] lines. Should an error be detected during the time that the /J/K/ delimiter is being decoded (bad SSD error), RXER is asserted true and the value '1110' is driven onto the RXD[3:0] lines. Note that the Valid Data signal is not yet asserted when the bad SSD error occurs.

3.1.2.9 100M Receive Data Across the MII/RMII Interface

In MII mode, the 4-bit data nibbles are sent to the MII block. These data nibbles are clocked to the controller at a rate of 25 MHz. The controller samples the data on the rising edge of RXCLK. To ensure that the setup and hold requirements are met, the nibbles are clocked out of the transceiver on the falling edge of RXCLK. RXCLK is the 25 MHz output clock for the MII bus. It is recovered from the received data to clock the RXD bus. If there is no received signal, it is derived from the system reference clock (XTAL1/CLKIN).

When tracking the received data, RXCLK has a maximum jitter of 0.8 ns (provided that the jitter of the input clock, XTAL1/CLKIN, is below 100 ps).

In RMII mode, the 2-bit data nibbles are sent to the RMII block. These data nibbles are clocked to the controller at a rate of 50 MHz. The controller samples the data on the rising edge of XTAL1/CLKIN (REF_CLK). To ensure that the setup and hold requirements are met, the nibbles are clocked out of the transceiver on the falling edge of XTAL1/CLKIN (REF_CLK).

3.1.3 10BASE-T Transmit

Data to be transmitted comes from the MAC layer controller. The 10BASE-T transmitter receives 4-bit nibbles from the MII at a rate of 2.5 MHz and converts them to a 10 Mbps serial data stream. The data stream is then Manchester-encoded and sent to the analog transmitter, which drives a signal onto the twisted pair via the external magnetics.

The 10M transmitter uses the following blocks:

- MII (digital)
- TX 10M (digital)
- 10M Transmitter (analog)
- 10M PLL (analog)

3.1.3.1 10M Transmit Data Across the MII/RMII Interface

The MAC controller drives the transmit data onto the TXD bus. For MII, when the controller has driven TXEN high to indicate valid data, the data is latched by the MII block on the rising edge of TXCLK. The data is in the form of 4-bit wide 2.5 MHz data. For RMII, TXD[1:0] shall transition synchronously with respect to REF_CLK. When TXEN is asserted, TXD[1:0] are accepted for transmission by the device. TXD[1:0] shall be "00" to indicate idle when TXEN is deasserted. Values of TXD[1:0] other than "00" when TXEN is deasserted are reserved for out-of-band signalling (to be defined). Values other than "00" on TXD[1:0] while TXEN is deasserted shall be ignored by the device.TXD[1:0] shall provide valid data for each REF_CLK period while TXEN is asserted.

In order to comply with legacy 10BASE-T MAC/Controllers, in half-duplex mode the transceiver loops back the transmitted data, on the receive path. This does not confuse the MAC/Controller since the COL signal is not asserted during this time. The transceiver also supports the SQE (Heartbeat) signal. See Section 3.8.7, "Collision Detect," on page 43, for more details.

3.1.3.2 Manchester Encoding

The 4-bit wide data is sent to the 10M TX block. The nibbles are converted to a 10 Mbps serial NRZI data stream. The 10M PLL locks onto the external clock or internal oscillator and produces a 20 MHz clock. This is used to Manchester encode the NRZ data stream. When no data is being transmitted (TXEN is low), the 10M TX block outputs Normal Link Pulses (NLPs) to maintain communications with the remote link partner.

3.1.3.3 10M Transmit Drivers

The Manchester-encoded data is sent to the analog transmitter where it is shaped and filtered before being driven out as a differential signal across the TXP and TXN outputs.

3.1.4 10BASE-T Receive

The 10BASE-T receiver gets the Manchester- encoded analog signal from the cable via the magnetics. It recovers the receive clock from the signal and uses this clock to recover the NRZI data stream. This 10M serial data is converted to 4-bit data nibbles which are passed to the controller via MII at a rate of 2.5 MHz.

This 10M receiver uses the following blocks:

- Filter and SQUELCH (analog)
- 10M PLL (analog)
- RX 10M (digital)
- MII (digital)

3.1.4.1 10M Receive Input and Squelch

The Manchester signal from the cable is fed into the transceiver (on inputs RXP and RXN) via 1:1 ratio magnetics. It is first filtered to reduce any out-of-band noise. It then passes through a SQUELCH circuit. The SQUELCH is a set of amplitude and timing comparators that normally reject differential voltage levels below 300 mV and detect and recognize differential voltages above 585 mV.

3.1.4.2 Manchester Decoding

The output of the SQUELCH goes to the 10M RX block where it is validated as Manchester encoded data. The polarity of the signal is also checked. If the polarity is reversed (local RXP is connected to RXN of the remote partner and vice versa), the condition is identified and corrected. The reversed condition is indicated by the XPOL bit of the Special Control/Status Indications Register. The 10M PLL is locked onto the received Manchester signal, from which the 20 MHz cock is generated. Using this clock, the Manchester encoded data is extracted and converted to a 10 MHz NRZI data stream. It is then converted from serial to 4-bit wide parallel data.

The 10M RX block also detects valid 10BASE-T IDLE signals - Normal Link Pulses (NLPs) - to maintain the link.

3.1.4.3 10M Receive Data Across the MII/RMII Interface

For MII, the 4-bit data nibbles are sent to the MII block. In MII mode, these data nibbles are valid on the rising edge of the 2.5 MHz RXCLK.

For RMII, the 2-bit data nibbles are sent to the RMII block. In RMII mode, these data nibbles are valid on the rising edge of the RMII REF CLK.

Note: RXDV goes high with the SFD.

3.1.4.4 Jabber Detection

Jabber is a condition in which a station transmits for a period of time longer than the maximum permissible packet length, usually due to a fault condition, which results in holding the TXEN input for a long period. Special logic is used to detect the jabber state and abort the transmission to the line within 45 ms. Once TXEN is deasserted, the logic resets the jabber condition.

As shown in Section 4.2.2, "Basic Status Register," on page 53, the Jabber Detect bit indicates that a jabber condition was detected.

3.2 Auto-Negotiation

The purpose of the auto-negotiation function is to automatically configure the transceiver to the optimum link parameters based on the capabilities of its link partner. Auto-negotiation is a mechanism for exchanging configuration information between two link-partners and automatically selecting the highest performance mode of operation supported by both sides. Auto-negotiation is fully defined in clause 28 of the IEEE 802.3 specification.

Once auto-negotiation has completed, information about the resolved link can be passed back to the controller via the Serial Management Interface (SMI). The results of the negotiation process are reflected in the Speed Indication bits of the PHY Special Control/Status Register, as well as in the Auto Negotiation Link Partner Ability Register. The auto-negotiation protocol is a purely physical layer activity and proceeds independently of the MAC controller.

The advertised capabilities of the transceiver are stored in the Auto Negotiation Advertisement Register. The default advertised by the transceiver is determined by user-defined on-chip signal options.

The following blocks are activated during an auto-negotiation session:

- Auto-negotiation (digital)
- 100M ADC (analog)
- 100M PLL (analog)
- 100M equalizer/BLW/clock recovery (DSP)
- 10M SQUELCH (analog)
- 10M PLL (analog)
- 10M Transmitter (analog)

When enabled, auto-negotiation is started by the occurrence of one of the following events:

- Hardware reset
- Software reset
- Power-down reset
- Link status down
- Setting the Restart Auto-Negotiate bit of the Basic Control Register

On detection of one of these events, the transceiver begins auto-negotiation by transmitting bursts of Fast Link Pulses (FLP), which are bursts of link pulses from the 10M transmitter. They are shaped as Normal Link Pulses and can pass uncorrupted down CAT-3 or CAT-5 cable. A Fast Link Pulse Burst consists of up to 33 pulses. The 17 odd-numbered pulses, which are always present, frame the FLP burst. The 16 even-numbered pulses, which may be present or absent, contain the data word being transmitted. Presence of a data pulse represents a "1", while absence represents a "0".

The data transmitted by an FLP burst is known as a "Link Code Word." These are defined fully in IEEE 802.3 clause 28. In summary, the transceiver advertises 802.3 compliance in its selector field (the first 5 bits of the Link Code Word). It advertises its technology ability according to the bits set in the Auto Negotiation Advertisement Register.

There are 4 possible matches of the technology abilities. In the order of priority these are:

- 100M Full Duplex (Highest Priority)
- 100M Half Duplex
- 10M Full Duplex
- 10M Half Duplex (Lowest Priority)

If the full capabilities of the transceiver are advertised (100M, Full Duplex), and if the link partner is capable of 10M and 100M, then auto-negotiation selects 100M as the highest performance mode. If the link partner is capable of half and full duplex modes, then auto-negotiation selects full duplex as the highest performance operation.

Once a capability match has been determined, the link code words are repeated with the acknowledge bit set. Any difference in the main content of the link code words at this time will cause auto-negotiation to re-start. Auto-negotiation will also re-start if not all of the required FLP bursts are received.

The capabilities advertised during auto-negotiation by the transceiver are initially determined by the logic levels latched on the MODE[2:0] configuration straps after reset completes. These configuration straps can also be used to disable auto-negotiation on power-up. Refer to Section 3.7.2, "MODE[2:0]: Mode Configuration," on page 38 for additional information.

Writing the bits 8 through 5 of the Auto Negotiation Advertisement Register allows software control of the capabilities advertised by the transceiver. Writing the Auto Negotiation Advertisement Register does not automatically re-start auto-negotiation. The Restart Auto-Negotiate bit of the Basic Control

Register must be set before the new abilities will be advertised. Auto-negotiation can also be disabled via software by clearing the Auto-Negotiation Enable bit of the Basic Control Register.

The device does not support "Next Page" capability.

3.2.1 Parallel Detection

If the LAN88730 is connected to a device lacking the ability to auto-negotiate (i.e., no FLPs are detected), it is able to determine the speed of the link based on either 100M MLT-3 symbols or 10M Normal Link Pulses. In this case the link is presumed to be half duplex per the IEEE standard. This ability is known as "Parallel Detection." This feature ensures interoperability with legacy link partners. If a link is formed via parallel detection, then the Link Partner Auto-Negotiation Able bit of the Auto Negotiation Expansion Register is cleared to indicate that the Link Partner is not capable of auto-negotiation. The controller has access to this information via the management interface. If a fault occurs during parallel detection, the Parallel Detection Fault bit of Link Partner Auto-Negotiation Able is set.

Auto Negotiation Link Partner Ability Register is used to store the link partner ability information, which is coded in the received FLPs. If the link partner is not auto-negotiation capable, then the Auto Negotiation Link Partner Ability Register is updated after completion of parallel detection to reflect the speed capability of the link partner.

3.2.2 Restarting Auto-Negotiation

Auto-negotiation can be restarted at any time by setting the Restart Auto-Negotiate bit of the Basic Control Register. Auto-negotiation will also restart if the link is broken at any time. A broken link is caused by signal loss. This may occur because of a cable break, or because of an interruption in the signal transmitted by the link partner. Auto-negotiation resumes in an attempt to determine the new link configuration.

If the management entity re-starts auto-negotiation by setting the Restart Auto-Negotiate bit of the Basic Control Register, the LAN88730 will respond by stopping all transmission/receiving operations. Once the break_link_timer is completed in the auto-negotiation state-machine (approximately 1250 ms), auto-negotiation will re-start. In this case, the link partner will have also dropped the link due to lack of a received signal, so it too will resume auto-negotiation.

3.2.3 Disabling Auto-Negotiation

Auto-negotiation can be disabled by setting the Auto-Negotiation Enable bit of the Basic Control Register to zero. The device will then force its speed of operation to reflect the information in the Basic Control Register (Speed Select bit and Duplex Mode bit). These bits should be ignored when autonegotiation is enabled.

3.2.4 Half vs. Full Duplex

Half duplex operation relies on the CSMA/CD (Carrier Sense Multiple Access / Collision Detect) protocol to handle network traffic and collisions. In this mode, the carrier sense signal, CRS, responds to both transmit and receive activity. If data is received while the transceiver is transmitting, a collision results.

In full duplex mode, the transceiver is able to transmit and receive data simultaneously. In this mode, CRS responds only to receive activity. The CSMA/CD protocol does not apply and collision detection is disabled.


3.3 HP Auto-MDIX Support

HP Auto-MDIX facilitates the use of CAT-3 (10BASE-T) or CAT-5 (100BASE-TX) media UTP interconnect cable without consideration of interface wiring scheme. If a user plugs in either a direct connect LAN cable, or a cross-over patch cable, as shown in Figure 3.4, the device's Auto-MDIX transceiver is capable of configuring the TXP/TXN and RXP/RXN pins for correct transceiver operation.

The internal logic of the device detects the TX and RX pins of the connecting device. Since the RX and TX line pairs are interchangeable, special PCB design considerations are needed to accommodate the symmetrical magnetics and termination of an Auto-MDIX design.

The Auto-MDIX function can be disabled via the AMDIXCTRL bit in the Special Control/Status Indications Register.

Note: When operating in 10BASE-T or 100BASE-TX manual modes, the Auto-MDIX crossover time can be extended via the Extend Manual 10/100 Auto-MDIX Crossover Time bit of the EDPD NLP / Crossover Time Register. Refer to Section 4.2.8, "EDPD NLP / Crossover Time Register," on page 60 for additional information.






Figure 3.4 Direct Cable Connection vs. Cross-over Cable Connection

3.4 MAC Interface

The MII/RMII block is responsible for communication with the MAC controller. Special sets of hand-shake signals are used to indicate that valid received/transmitted data is present on the 4 bit receive/transmit bus.

The device must be configured in MII or RMII mode. This is done by specific pin strapping configurations. Refer to Section 3.4.3, "MII vs. RMII Configuration," on page 32 for information on pin strapping and how the pins are mapped differently.

3.4.1 MII

The MII includes 16 interface signals:

- Transmit data TXD[3:0]
- Transmit strobe TXEN
- Transmit clock TXCLK
- Transmit error TXER/TXD4
- Receive data RXD[3:0]
- Receive strobe RXDV
- Receive clock RXCLK
- Receive error RXER/RXD4/PHYAD0
- Collision indication COL
- Carrier sense CRS

In MII mode, on the transmit path, the transceiver drives the transmit clock, TXCLK, to the controller. The controller synchronizes the transmit data to the rising edge of TXCLK. The controller drives TXEN high to indicate valid transmit data. The controller drives TXER high when a transmit error is detected.

On the receive path, the transceiver drives both the receive data, RXD[3:0], and the RXCLK signal. The controller clocks in the receive data on the rising edge of RXCLK when the transceiver drives RXDV high. The transceiver drives RXER high when a receive error is detected.

3.4.2 RMII

The device supports the low pin count Reduced Media Independent Interface (RMII) intended for use between Ethernet transceivers and switch ASICs. Under IEEE 802.3, an MII comprised of 16 pins for data and control is defined. In devices incorporating many MACs or transceiver interfaces such as switches, the number of pins can add significant cost as the port counts increase. RMII reduces this pin count while retaining a management interface (MDIO/MDC) that is identical to MII.

The RMII interface has the following characteristics:

- It is capable of supporting 10 Mbps and 100 Mbps data rates
- A single clock reference is used for both transmit and receive
- It provides independent 2-bit (di-bit) wide transmit and receive data paths
- It uses LVCMOS signal levels, compatible with common digital CMOS ASIC processes

The RMII includes the following interface signals (1 optional):

- Transmit data TXD[1:0]
- Transmit strobe TXEN
- Receive data RXD[1:0]
- Receive error RXER (Optional)
- Carrier sense CRS_DV
- Reference Clock (RMII references usually define this signal as REF CLK)

3.4.2.1 CRS_DV - Carrier Sense/Receive Data Valid

The CRS_DV is asserted by the device when the receive medium is non-idle. CRS_DV is asserted asynchronously on detection of carrier due to the criteria relevant to the operating mode. In 10BASE-T mode when squelch is passed, or in 100BASE-TX mode when 2 non-contiguous zeroes in 10 bits are detected, the carrier is said to be detected.

Loss of carrier shall result in the deassertion of CRS_DV synchronous to the cycle of REF_CLK which presents the first di-bit of a nibble onto RXD[1:0] (i.e., CRS_DV is deasserted only on nibble boundaries). If the device has additional bits to be presented on RXD[1:0] following the initial deassertion of CRS_DV, then the device shall assert CRS_DV on cycles of REF_CLK which present the second di-bit of each nibble and de-assert CRS_DV on cycles of REF_CLK which present the first di-bit of a nibble. The result is, starting on nibble boundaries, CRS_DV toggles at 25 MHz in 100 Mbps mode and 2.5 MHz in 10 Mbps mode when CRS ends before RXDV (i.e., the FIFO still has bits to transfer when the carrier event ends). Therefore, the MAC can accurately recover RXDV and CRS.

During a false carrier event, CRS_DV shall remain asserted for the duration of carrier activity. The data on RXD[1:0] is considered valid once CRS_DV is asserted. However, since the assertion of CRS_DV is asynchronous relative to REF_CLK, the data on RXD[1:0] shall be "00" until proper receive signal decoding takes place.

3.4.2.2 Reference Clock (REF_CLK)

The RMII REF_CLK is a continuous clock that provides the timing reference for CRS_DV, RXD[1:0], TXEN, TXD[1:0] and RXER. The device uses REF_CLK as the network clock such that no buffering is required on the transmit data path. However, on the receive data path, the receiver recovers the clock from the incoming data stream, and the device uses elasticity buffering to accommodate for differences between the recovered clock and the local REF_CLK.

3.4.3 MII vs. RMII Configuration

The device must be configured to support the MII or RMII bus for connectivity to the MAC. This configuration is done via the <u>RMIISEL</u> configuration strap. MII or RMII mode selection is configured based on the strapping of the <u>RMIISEL</u> configuration strap as described in Section 3.7.3, "RMIISEL: <u>MII/RMII Mode Configuration</u>," on page 39.

Most of the MII and RMII pins are multiplexed. Table 3.2, "MII/RMII Signal Mapping" describes the relationship of the related device pins to the MII and RMII mode signal names.

Table 3.2 MII/RMII Signal Mapping

MII MODE	RMII MODE			
TXD0	TXD0			
TXD1	TXD1			
TXEN	TXEN			
RXER	RXER Note 3.2			
COL	CRS_DV			
RXD0	RXD0			
RXD1	RXD1			
TXD2	Note 3.1			
TXD3	Note 3.1			
TXER/ TXD4				
CRS				
RXDV				
RXD2				
RXD3				
TXCLK				
RXCLK				
XTAL1/CLKIN	REF_CLK			
	TXD0 TXD1 TXEN RXER COL RXD0 RXD1 TXD2 TXD3 TXER/ TXD4 CRS RXDV RXD2 RXD2 RXD3 TXCLK RXCLK			

Note 3.1 In RMII mode, this pin needs to be tied to VSS.

Note 3.2 The RXER signal is optional on the RMII bus. This signal is required by the transceiver, but it is optional for the MAC. The MAC can choose to ignore or not use this signal.

3.5 Serial Management Interface (SMI)

The Serial Management Interface is used to control the device and obtain its status. This interface supports registers 0 through 6 as required by clause 22 of the 802.3 standard, as well as "vendor-specific" registers 16 to 31 allowed by the specification. Device registers are detailed in Chapter 4, "Register Descriptions," on page 50.

At the system level, SMI provides 2 signals: MDIO and MDC. The MDC signal is an aperiodic clock provided by the Station Management Controller (SMC). MDIO is a bi-directional data SMI input/output signal that receives serial data (commands) from the controller SMC and sends serial data (status) to the SMC. The minimum time between edges of the MDC is 160 ns. There is no maximum time between edges. The minimum cycle time (time between two consecutive rising or two consecutive falling edges) is 400 ns. These modest timing requirements allow this interface to be easily driven by the I/O port of a microcontroller.

The data on the MDIO line is latched on the rising edge of the MDC. The frame structure and timing of the data is shown in Figure 3.5 and Figure 3.6. The timing relationships of the MDIO signals are further described in Section 5.7.6, "SMI Timing," on page 81.




Figure 3.5 MDIO Timing and Frame Structure - READ Cycle




Figure 3.6 MDIO Timing and Frame Structure - WRITE Cycle

3.6 Interrupt Management

The device management interface supports an interrupt capability that is not a part of the IEEE 802.3 specification. This interrupt capability generates an active low asynchronous interrupt signal on the nINT output whenever certain events are detected as setup by the Interrupt Mask Register.

The device's interrupt system provides two modes, a Primary interrupt mode and an Alternative interrupt mode. Both systems will assert the nINT pin low when the corresponding mask bit is set. These modes differ only in how they de-assert the nINT interrupt output. These modes are detailed in the following subsections.

Note: The Primary interrupt mode is the default interrupt mode after a power-up or hard reset. The Alternative interrupt mode requires setup after a power-up or hard reset.

3.6.1 Primary Interrupt System

The Primary interrupt system is the default interrupt mode (ALTINT bit of the Mode Control/Status Register is "0"). The Primary interrupt system is always selected after power-up or hard reset. In this mode, to set an interrupt, set the corresponding mask bit in the Interrupt Mask Register (see Table 3.3). Then when the event to assert nINT is true, the nINT output will be asserted. When the corresponding event to deassert nINT is true, then the nINT will be de-asserted.

Table 3.3 Interrupt Management Table

MASK	INTERRUPT SOURCE FLAG		INTERRUPT SOURCE		EVENT TO ASSERT nINT	EVENT TO DE-ASSERT nINT
30.7	29.7	ENERGYON	17.1	ENERGYON	Rising 17.1 (Note 3.3)	Falling 17.1 or Reading register 29
30.6	29.6	Auto-Negotiation complete	1.5	Auto-Negotiate Complete	Rising 1.5	Falling 1.5 or Reading register 29
30.5	29.5	Remote Fault Detected	1.4	Remote Fault	Rising 1.4	Falling 1.4, or Reading register 1 or Reading register 29
30.4	29.4	Link Down	1.2	Link Status	Falling 1.2	Reading register 1 or Reading register 29
30.3	29.3	Auto-Negotiation LP Acknowledge	5.14	Acknowledge	Rising 5.14	Falling 5.14 or Reading register 29
30.2	29.2	Parallel Detection Fault	6.4	Parallel Detection Fault	Rising 6.4	Falling 6.4 or Reading register 6, or Reading register 29, or Re-Auto Negotiate or Link down
30.1	29.1	Auto-Negotiation Page Received	6.1	Page Received	Rising 6.1	Falling 6.1 or Reading register 6, or Reading register 29, or Re-Auto Negotiate, or Link down.

Note 3.3 If the mask bit is enabled and nINT has been de-asserted while ENERGYON is still high, nINT will assert for 256 ms, approximately one second after ENERGYON goes low when the Cable is unplugged. To prevent an unexpected assertion of nINT, the ENERGYON interrupt mask should always be cleared as part of the ENERGYON interrupt service routine.

Note: The ENERGYON bit in the Mode Control/Status Register is defaulted to a '1' at the start of the signal acquisition process, therefore the INT7 bit in the Interrupt Mask Register will also read as a '1' at power-up. If no signal is present, then both ENERGYON and INT7 will clear within a few milliseconds.

3.6.2 Alternate Interrupt System

The Alternate interrupt system is enabled by setting the ALTINT bit of the Mode Control/Status Register to "1". In this mode, to set an interrupt, set the corresponding bit of the in the Mask Register 30, (see Table 3.4). To Clear an interrupt, either clear the corresponding bit in the Interrupt Mask Register to deassert the nINT output, or clear the interrupt source, and write a '1' to the corresponding Interrupt Source Flag. Writing a '1' to the Interrupt Source Flag will cause the state machine to check the Interrupt Source to determine if the Interrupt Source Flag should clear or stay as a '1'. If the Condition to deassert is true, then the Interrupt Source Flag is cleared and nINT is also deasserted. If the Condition to deassert is false, then the Interrupt Source Flag remains set, and the nINT remains asserted.

For example, setting the INT7 bit in the Interrupt Mask Register will enable the ENERGYON interrupt. After a cable is plugged in, the ENERGYON bit in the Mode Control/Status Register goes active and nINT will be asserted low. To de-assert the nINT interrupt output, either clear the ENERGYON bit in the Mode Control/Status Register by removing the cable and then writing a '1' to the INT7 bit in the Interrupt Mask Register, OR clear the INT7 mask (bit 7 of the Interrupt Mask Register).

Table 3.4 Alternative Interrupt System Management Table

MASK	INTERRUPT SOURCE FLAG		INTERRUPT SOURCE		EVENT TO ASSERT nINT	CONDITION TO DEASSERT	BIT TO CLEAR nINT
30.7	29.7	ENERGYON	17.1	ENERGYON	Rising 17.1	17.1 low	29.7
30.6	29.6	Auto-Negotiation complete	1.5	Auto-Negotiate Complete	Rising 1.5	1.5 low	29.6
30.5	29.5	Remote Fault Detected	1.4	Remote Fault	Rising 1.4	1.4 low	29.5
30.4	29.4	Link Down	1.2	Link Status	Falling 1.2	1.2 high	29.4
30.3	29.3	Auto-Negotiation LP Acknowledge	5.14	Acknowledge	Rising 5.14	5.14 low	29.3
30.2	29.2	Parallel Detection Fault	6.4	Parallel Detection Fault	Rising 6.4	6.4 low	29.2
30.1	29.1	Auto-Negotiation Page Received	6.1	Page Received	Rising 6.1	6.1 low	29.1

Note: The ENERGYON bit in the Mode Control/Status Register is defaulted to a '1' at the start of the signal acquisition process, therefore the INT7 bit in the Interrupt Mask Register will also read as a '1' at power-up. If no signal is present, then both ENERGYON and INT7 will clear within a few milliseconds.

3.7 Configuration Straps

Configuration straps allow various features of the device to be automatically configured to user defined values. Configuration straps are latched upon Power-On Reset (POR) and pin reset (nRST). Configuration straps include internal resistors in order to prevent the signal from floating when unconnected. If a particular configuration strap is connected to a load, an external pull-up or pull-down resistor should be used to augment the internal resistor to ensure that it reaches the required voltage level prior to latching. The internal resistor can also be overridden by the addition of an external resistor.

Note: The system designer must guarantee that configuration strap pins meet the timing requirements specified in Section 5.7.3, "Power-On nRST & Configuration Strap Timing," on page 76. If configuration strap pins are not at the correct voltage level prior to being latched, the device may capture incorrect strap values.

Note: When externally pulling configuration straps high, the strap should be tied to VDDIO, except for <u>nINTSEL</u> which should be tied to VDD2A.

3.7.1 PHYAD[2:0]: PHY Address Configuration

The PHYAD[2:0] configuration straps are driven high or low to give each PHY a unique address. This address is latched into an internal register at the end of a hardware reset (default = 000b). In a multi-transceiver application (such as a repeater), the controller is able to manage each transceiver via the unique address. Each transceiver checks each management data frame for a matching address in the relevant bits. When a match is recognized, the transceiver responds to that particular frame. The PHY address is also used to seed the scrambler. In a multi-transceiver application, this ensures that the scramblers are out of synchronization and disperses the electromagnetic radiation across the frequency spectrum.

The device's SMI address may be configured using hardware configuration to any value between 0 and 7. The user can configure the PHY address using Software Configuration if an address greater than 7 is required. The PHY address can be written (after SMI communication at some address is established) using the PHYAD bits of the Special Modes Register. The PHYAD[2:0] configuration straps are multiplexed with other signals as shown in Table 3.5.

ADDRESS BIT PIN NAME

PHYAD[0] RXER/RXD4/PHYAD0

PHYAD[1] RXCLK/PHYAD1

PHYAD[2] RXD3/PHYAD2

Table 3.5 Pin Names for Address Bits

3.7.2 <u>MODE[2:0]</u>: Mode Configuration

The MODE[2:0] configuration straps control the configuration of the 10/100 digital block. When the nRST pin is deasserted, the register bit values are loaded according to the MODE[2:0] configuration straps. The 10/100 digital block is then configured by the register bit values. When a soft reset occurs via the Soft Reset bit of the Basic Control Register, the configuration of the 10/100 digital block is controlled by the register bit values and the MODE[2:0] configuration straps have no affect.

The device's mode may be configured using the hardware configuration straps as summarized in Table 3.6. The user may configure the transceiver mode by writing the SMI registers.

Table 3.6 MODE[2:0] Bus

		DEFAULT REGIS	TER BIT VALUES
MODE[2:0]	MODE DEFINITIONS	REGISTER 0	REGISTER 4
		[13,12,10,8]	[8,7,6,5]
000	10BASE-T Half Duplex. Auto-negotiation disabled.	0000	N/A
001	10BASE-T Full Duplex. Auto-negotiation disabled.	0001	N/A
010	100BASE-TX Half Duplex. Auto-negotiation disabled. CRS is active during Transmit & Receive.	1000	N/A
011	100BASE-TX Full Duplex. Auto-negotiation disabled. CRS is active during Receive.	1001	N/A
100	100BASE-TX Half Duplex is advertised. Autonegotiation enabled. CRS is active during Transmit & Receive.	1100	0100
101	Repeater mode. Auto-negotiation enabled. 100BASE-TX Half Duplex is advertised. CRS is active during Receive.	1100	0100
110	Power-Down mode. In this mode the transceiver will wake-up in Power-Down mode. The transceiver cannot be used when the MODE[2:0] bits are set to this mode. To exit this mode, the MODE bits in Register 18.7:5 (see Section 4.2.10, "Special Modes Register," on page 62) must be configured to some other value and a soft reset must be issued.	N/A	N/A
111	All capable. Auto-negotiation enabled.	X10X	1111

The MODE[2:0] hardware configuration pins are multiplexed with other signals as shown in Table 3.7.

Table 3.7 Pin Names for Mode Bits

MODE BIT	PIN NAME
MODE[0]	RXD0/MODE0
MODE[1]	RXD1/MODE1
MODE[2]	COL/CRS_DV/MODE2

3.7.3 RMIISEL: MII/RMII Mode Configuration

MII or RMII mode selection is latched on the rising edge of the internal reset (nRST) based on the strapping of the <u>RMIISEL</u> configuration strap. The default mode is MII (via the internal pull-down resistor). To select RMII mode, pull the <u>RMIISEL</u> configuration strap high with an external resistor to VDDIO.

When the nRST pin is deasserted, the MIIMODE bit of the Special Modes Register is loaded according to the RMIISEL configuration strap. The mode is reflected in the MIIMODE bit of the Special Modes Register.

Refer to Section 3.4, "MAC Interface," on page 29 for additional information on MII and RMII modes.

3.7.4 <u>nINTSEL</u>: nINT/TXER/TXD4 Configuration

The nINT, TXER, and TXD4 functions share a common pin. There are two functional modes for this pin, the TXER/TXD4 mode and nINT (interrupt) mode. The <u>nINTSEL</u> configuration strap is latched at POR and on the rising edge of the nRST. By default, <u>nINTSEL</u> is configured for nINT mode via the internal pull-up resistor.

Note: Because the <u>nINTSEL</u> configuration strap shares functionality with the LED2 pin, proper consideration must also be given to the LED polarity. Refer to Section 3.8.1.2, "nINTSEL and LED2 Polarity Selection," on page 41 for additional information on the relation between <u>nINTSEL</u> and the LED2 polarity.

3.8 Miscellaneous Functions

3.8.1 LEDs

Two LED signals are provided as a convenient means to indicate the transceiver's mode of operation. All LED signals are either active high or active low as described in Section 3.8.1.1, "LED1 Polarity Selection," on page 40 and Section 3.8.1.2, "nINTSEL and LED2 Polarity Selection," on page 41.

The LED1 output is driven active whenever the device detects a valid link, and blinks when CRS is active (high) indicating activity.

The LED2 output is driven active when the operating speed is 100 Mbps. This LED will go inactive when the operating speed is 10 Mbps or during line isolation.

Note: When pulling the LED1 and LED2 pins high, they must be tied to VDD2A, NOT VDDIO.

3.8.1.1 LED1 Polarity Selection

The LED1 output will automatically change its polarity based on the presence of an external pull-up resistor. If the LED1 pin is pulled high to VDD2A by an external pull-up resistor, then the LED1 output will be active low. If the LED1 pin is pulled low by the internal pull-down resistor, the LED1 output will then be an active high output. Figure 3.7 details the LED1 polarity.




Figure 3.7 LED1 Polarity Configuration

3.8.1.2 <u>nINTSEL</u> and LED2 Polarity Selection

The <u>nINTSEL</u> configuration strap is shared with the LED2 pin. The LED2 output will automatically change polarity based on the presence of an external pull-down resistor. If the LED2 pin is pulled high to VDD2A to select a logical high for <u>nINTSEL</u>, then the LED2 output will be active low. If the LED2 pin is pulled low by an external pull-down resistor to select a logical low for <u>nINTSEL</u>, the LED2 output will then be an active high output. Figure 3.8 details the LED2 polarity for each nINTSEL configuration.




Figure 3.8 LED2/nINTSEL Polarity Configuration

Note: Refer to Section 3.7.4, "nINTSEL: nINT/TXER/TXD4 Configuration," on page 39 for additional information on the <u>nINTSEL</u> configuration strap.

3.8.2 Variable Voltage I/O

The device's digital I/O pins are variable voltage, allowing them to take advantage of low power savings from shrinking technologies. These pins can operate from a low I/O voltage of +1.8 V up to +3.3 V. The applied I/O voltage must maintain its value with a tolerance of ±10%. Varying the voltage up or down after the transceiver has completed power-on reset can cause errors in the transceiver operation. Refer to Chapter 5, "Operational Characteristics," on page 68 for additional information.

Note: Input signals must not be driven high before power is applied to the device.

3.8.3 Power-Down Modes

There are two device power-down modes: General Power-Down Mode and Energy Detect Power-Down Mode. These modes are described in the following subsections.

3.8.3.1 General Power-Down

This power-down mode is controlled via the Power Down bit of the Basic Control Register. In this mode, the entire transceiver (except the management interface) is powered-down and remains in this mode as long as the Power Down bit is "1". When the Power Down bit is cleared, the transceiver powers up and is automatically reset.

3.8.3.2 Energy Detect Power-Down (EDPD)

This power-down mode is activated by setting the EDPWRDOWN bit of the Mode Control/Status Register. In this mode, when no energy is present on the line the transceiver is powered down (except for the management interface, the SQUELCH circuit, and the ENERGYON logic). The ENERGYON logic is used to detect the presence of valid energy from 100BASE-TX, 10BASE-T, or Auto-negotiation signals.

In this mode, when the ENERGYON bit of the Mode Control/Status Register is low, the transceiver is powered-down and nothing is transmitted. When energy is received via link pulses or packets, the ENERGYON bit goes high and the transceiver powers-up. The device automatically resets into the state prior to power-down and asserts the nINT interrupt if the ENERGYON interrupt is enabled in the Interrupt Mask Register. The first and possibly the second packet to activate ENERGYON may be lost.

When the EDPWRDOWN bit of the Mode Control/Status Register is low, energy detect power-down is disabled.

When in EDPD mode, the device's NLP characteristics may be modified. The device can be configured to transmit NLPs in EDPD via the EDPD TX NLP Enable bit of the EDPD NLP / Crossover Time Register. When enabled, the TX NLP time interval is configurable via the EDPD TX NLP Interval Timer Select field of the EDPD NLP / Crossover Time Register. When in EDPD mode, the device can also be configured to wake on the reception of one or two NLPs. Setting the EDPD RX Single NLP Wake Enable bit of the EDPD NLP / Crossover Time Register will enable the device to wake on reception of a single NLP. If the EDPD RX Single NLP Wake Enable bit is cleared, the maximum interval for detecting reception of two NLPs to wake from EDPD is configurable via the EDPD RX NLP Max Interval Detect Select field of the EDPD NLP / Crossover Time Register.

3.8.4 Isolate Mode

The device data paths may be electrically isolated from the MII/RMII interface by setting the Isolate bit of the Basic Control Register to "1". In isolation mode, the transceiver does not respond to the TXD, TXEN and TXER inputs, but does respond to management transactions.

Isolation provides a means for multiple transceivers to be connected to the same MII/RMII interface without contention. By default, the transceiver is not isolated (on power-up (Isolate = 0).

3.8.5 **Resets**

The device provides two forms of reset: hardware and software. The device registers are reset by both hardware and software resets. Select register bits, indicated as "NASR" in the register definitions, are not cleared by a software reset. The registers are not reset by the power-down modes described in Section 3.8.3.

Note: For the first 16 μs after coming out of reset, the MII/RMII interface will run at 2.5 MHz. After this time, it will switch to 25 MHz if auto-negotiation is enabled.

3.8.5.1 Hardware Reset

A hardware reset is asserted by driving the nRST input pin low. When driven, nRST should be held low for the minimum time detailed in Section 5.7.3, "Power-On nRST & Configuration Strap Timing," on page 76 to ensure a proper transceiver reset. During a hardware reset, an external clock *must* be supplied to the XTAL1/CLKIN signal.

Note: A hardware reset (nRST assertion) is required following power-up. Refer to Section 5.7.3, "Power-On nRST & Configuration Strap Timing," on page 76 for additional information.

3.8.5.2 Software Reset

A Software reset is activated by setting the Soft Reset bit of the Basic Control Register to "1". All registers bits, except those indicated as "NASR" in the register definitions, are cleared by a Software reset. The Soft Reset bit is self-clearing. Per the IEEE 802.3u standard, clause 22 (22.2.4.1.1) the reset process will be completed within 0.5 s from the setting of this bit.

3.8.6 Carrier Sense

The carrier sense (CRS) is output on the CRS pin in MII mode, and the CRS_DV pin in RMII mode. CRS is a signal defined by the MII specification in the IEEE 802.3u standard. The device asserts CRS based only on receive activity whenever the transceiver is either in repeater mode or full-duplex mode. Otherwise the transceiver asserts CRS based on either transmit or receive activity.

The carrier sense logic uses the encoded, unscrambled data to determine carrier activity status. It activates carrier sense with the detection of 2 non-contiguous zeros within any 10 bit span. Carrier sense terminates if a span of 10 consecutive ones is detected before a /J/K/ Start-of Stream Delimiter pair. If an SSD pair is detected, carrier sense is asserted until either /T/R/ End-of-Stream Delimiter pair or a pair of IDLE symbols is detected. Carrier is negated after the /T/ symbol or the first IDLE. If /T/ is not followed by /R/, then carrier is maintained. Carrier is treated similarly for IDLE followed by some non-IDLE symbol.

3.8.7 Collision Detect

A collision is the occurrence of simultaneous transmit and receive operations. The COL output is asserted to indicate that a collision has been detected. COL remains active for the duration of the collision. COL is changed asynchronously to both RXCLK and TXCLK. The COL output becomes inactive during full duplex mode.

The COL may be tested by setting the Collision Test bit of the Basic Control Register to "1". This enables the collision test. COL will be asserted within 512 bit times of TXEN rising and will be deasserted within 4 bit times of TXEN falling.

3.8.8 Link Integrity Test

The device performs the link integrity test as outlined in the IEEE 802.3u (clause 24-15) Link Monitor state diagram. The link status is multiplexed with the 10 Mbps link status to form the Link Status bit in the Basic Status Register and to drive the LINK LED (LED1).

The DSP indicates a valid MLT-3 waveform present on the RXP and RXN signals as defined by the ANSI X3.263 TP-PMD standard, to the Link Monitor state-machine, using the internal DATA_VALID signal. When DATA_VALID is asserted, the control logic moves into a Link-Ready state and waits for an enable from the auto-negotiation block. When received, the Link-Up state is entered, and the Transmit and Receive logic blocks become active. Should auto-negotiation be disabled, the link integrity logic moves immediately to the Link-Up state when the DATA VALID is asserted.

To allow the line to stabilize, the link integrity logic will wait a minimum of 330 ms from the time DATA_VALID is asserted until the Link-Ready state is entered. Should the DATA_VALID input be negated at any time, this logic will immediately negate the Link signal and enter the Link-Down state.

When the 10/100 digital block is in 10BASE-T mode, the link status is derived from the 10BASE-T receiver logic.

3.8.9 Loopback Operation

The device may be configured for near-end loopback and far loopback. These loopback modes are detailed in the following subsections.

3.8.9.1 Near-end Loopback

Near-end loopback mode sends the digital transmit data back out the receive data signals for testing purposes, as indicated by the blue arrows in Figure 3.9. The near-end loopback mode is enabled by setting the Loopback bit of the Basic Control Register to "1". A large percentage of the digital circuitry is operational in near-end loopback mode because data is routed through the PCS and PMA layers into the PMD sublayer before it is looped back. The COL signal will be inactive in this mode, unless Collision Test is enabled in the Basic Control Register. The transmitters are powered down regardless of the state of TXEN.




Figure 3.9 Near-end Loopback Block Diagram

3.8.9.2 Far Loopback

Far loopback is a special test mode for MDI (analog) loopback as indicated by the blue arrows in Figure 3.10. The far loopback mode is enabled by setting the FARLOOPBACK bit of the Mode Control/Status Register to "1". In this mode, data that is received from the link partner on the MDI is looped back out to the link partner. The digital interface signals on the local MAC interface are isolated.

Note: This special test mode is only available when operating in RMII mode.




Figure 3.10 Far Loopback Block Diagram

3.8.9.3 Connector Loopback

The device maintains reliable transmission over very short cables and can be tested in a connector loopback as shown in Figure 3.11. An RJ45 loopback cable can be used to route the transmit signals from the output of the transformer back to the receiver inputs. The loopback works at both 10 and 100 Mbps.




Figure 3.11 Connector Loopback Block Diagram

3.9 Application Diagrams

This section provides typical application diagrams for the following:

- Simplified System Level Application Diagram
- Power Supply Diagram (1.2 V Supplied by Internal Regulator)
- Twisted-Pair Interface Diagram (Single Power Supply)
- Twisted-Pair Interface Diagram (Dual Power Supplies)

3.9.1 Simplified System Level Application Diagram




Figure 3.12 Simplified System Level Application Diagram

3.9.2 Power Supply Diagram (1.2 V Supplied by Internal Regulator)




Figure 3.13 Power Supply Diagram (1.2 V Supplied by Internal Regulator)

3.9.3 Twisted-Pair Interface Diagram (Single Power Supply)




Figure 3.15 Twisted-Pair Interface Diagram (Single Power Supply)

3.9.4 Twisted-Pair Interface Diagram (Dual Power Supplies)




Figure 3.16 Twisted-Pair Interface Diagram (Dual Power Supplies)

Chapter 4 Register Descriptions

This chapter describes the various Control and Status Registers (CSRs). The CSRs follow the IEEE 802.3 (clause 22.2.4) management register set. All functionality and bit definitions comply with this standard. The IEEE 802.3 specified register index (in decimal) is included with each CSR definition, allowing for addressing of these registers via the Serial Management Interface (SMI) protocol.

4.1 Register Nomenclature

Table 4.1 describes the register bit attribute notation used throughout this document.

Table 4.1 Register Bit Types

REGISTER BIT TYPE NOTATION	REGISTER BIT DESCRIPTION
R	Read: A register or bit with this attribute can be read.
W	Write: A register or bit with this attribute can be written.
RO	Read only: Writes have no effect.
WO	Write only: If a register or bit is write-only, reads will return unspecified data.
WC	Write One to Clear: Writing a one clears the value. Writing a zero has no effect
WAC	Write Anything to Clear: Writing anything clears the value.
RC	Read to Clear: Contents is cleared after the read. Writes have no effect.
LL	Latch Low: Clear on read of register.
LH	Latch High: Clear on read of register.
SC	Self-Clearing: Contents are self-cleared after the being set. Writes of zero have no effect. Contents can be read.
SS	Self-Setting: Contents are self-setting after being cleared. Writes of one have no effect. Contents can be read.
RO/LH	Read Only, Latch High: Bits with this attribute will stay high until the bit is read. After it is read, the bit will either remain high if the high condition remains, or will go low if the high condition has been removed. If the bit has not been read, the bit will remain high regardless of a change to the high condition. This mode is used in some Ethernet PHY registers.
NASR	Not Affected by Software Reset. The state of NASR bits do not change on assertion of a software reset.
RESERVED	Reserved Field: Reserved fields must be written with zeros to ensure future compatibility. The value of reserved bits is not guaranteed on a read.

Many of these register bit notations can be combined. Some examples of this are shown below:

- R/W: Can be written. Will return current setting on a read.
- R/WAC: Will return current setting on a read. Writing anything clears the bit.

4.2 Control and Status Registers

Table 4.2 provides a list of supported registers. Register details, including bit definitions, are provided in the proceeding subsections.

Table 4.2 SMI Register Map

REGISTER INDEX (DECIMAL)	REGISTER NAME	GROUP
0	Basic Control Register	Basic
1	Basic Status Register	Basic
2	PHY Identifier 1 Register	Extended
3	PHY Identifier 2 Register	Extended
4	Auto Negotiation Advertisement Register	Extended
5	Auto Negotiation Link Partner Ability Register	Extended
6	Auto Negotiation Expansion Register	Extended
16	EDPD NLP / Crossover Time Register	Vendor-specific
17	Mode Control/Status Register	Vendor-specific
18	Special Modes Register	Vendor-specific
26	Symbol Error Counter Register	Vendor-specific
27	Special Control/Status Indications Register	Vendor-specific
29	Interrupt Source Flag Register	Vendor-specific
30	Interrupt Mask Register	Vendor-specific
31	PHY Special Control/Status Register	Vendor-specific

4.2.1 Basic Control Register

Index (In Decimal): 0 Size: 16 bits

BITS	DESCRIPTION	TYPE	DEFAULT
15	Soft Reset 1 = Software reset. Bit is self-clearing. When setting this bit do not set other bits in this register. Note: The configuration (as described in Section 3.7.2, "MODE[2:0]: Mode Configuration," on page 38) is set from the register bit values, and not from the mode pins.	R/W SC	0b
14	Loopback 0 = Normal operation 1 = Loopback mode	R/W	0b
13	Speed Select 0 = 10 Mbps 1 = 100 Mbps Note: Ignored if auto-negotiation is enabled (0.12 = 1).	R/W	Note 4.1
12	Auto-Negotiation Enable 0 = Disable auto-negotiate process 1 = Enable auto-negotiate process (overrides 0.13 and 0.8)	R/W	Note 4.1
11	Power Down 0 = Normal operation 1 = General power down mode Note: The auto-negotiation enable must be cleared before setting the Power Down.	R/W	0b
10	Isolate 0 = Normal operation 1 = Electrical isolation of PHY from the MII/RMII	R/W	0b
9	Restart Auto-Negotiate 0 = Normal operation 1 = Restart auto-negotiate process Note: Bit is self-clearing.	R/W SC	0b
8	Duplex Mode 0 = Half duplex 1 = Full duplex Note: Ignored if Auto-Negotiation is enabled (0.12 = 1).	R/W	Note 4.1
7	Collision Test 0 = Disable COL test 1 = Enable COL test	R/W	0b
6:0	RESERVED	RO	-

Note 4.1 The default value of this bit is determined by the MODE[2:0] configuration straps. Refer to Section 3.7.2, "MODE[2:0]: Mode Configuration," on page 38 for additional information.

4.2.2 Basic Status Register

Index (In Decimal): 1 Size: 16 bits

BITS	DESCRIPTION	TYPE	DEFAULT
15	100BASE-T4 0 = No T4 ability 1 = T4 able	RO	0b
14	100BASE-TX Full Duplex 0 = No TX full duplex ability 1 = TX with full duplex	RO	1b
13	100BASE-TX Half Duplex 0 = No TX half duplex ability 1 = TX with half duplex	RO	1b
12	10BASE-T Full Duplex 0 = No 10 Mbps with full duplex ability 1 = 10 Mbps with full duplex	RO	1b
11	10BASE-T Half Duplex 0 = No 10 Mbps with half duplex ability 1 = 10 Mbps with half duplex	RO	1b
10	100BASE-T2 Full Duplex 0 = PHY is not able to perform full duplex 100BASE-T2 1 = PHY is able to perform full duplex 100BASE-T2	RO	Ob
9	100BASE-T2 Half Duplex 0 = PHY is not able to perform half duplex 100BASE-T2 1 = PHY is able to perform half duplex 100BASE-T2	RO	Ob
8	Extended Status 0 = No extended status information in register 15 1 = Extended status information in register 15	RO	Ob
7:6	RESERVED	RO	-
5	Auto-Negotiate Complete 0 = Auto-negotiate process not completed 1 = Auto-negotiate process completed	RO	0b
4	Remote Fault 1 = Remote fault condition detected 0 = No remote fault	RO/LH	0b
3	Auto-Negotiate Ability 0 = Unable to perform auto-negotiation function 1 = Able to perform auto-negotiation function	RO	1b
2	Link Status 0 = Link is down. 1 = Link is up.	RO/LL	0b
1	Jabber Detect 0 = No jabber condition detected. 1 = Jabber condition detected.	RO/LH	0b

BITS	DESCRIPTION	TYPE	DEFAULT
0	Extended Capabilities 0 = Does not support extended capabilities registers 1 = Supports extended capabilities registers	RO	1b

4.2.3 PHY Identifier 1 Register

Index (In Decimal): 2 Size: 16 bits

BITS	DESCRIPTION	TYPE	DEFAULT
15:0	PHY ID Number Assigned to the 3rd through 18th bits of the Organizationally Unique Identifier (OUI), respectively.	R/W	0007h

4.2.4 PHY Identifier 2 Register

Index (In Decimal): 3 Size: 16 bits

BITS	DESCRIPTION	TYPE	DEFAULT
15:10	PHY ID Number Assigned to the 19th through 24th bits of the OUI.	R/W	
9:4	Model Number Six-bit manufacturer's model number	R/W	C102h
3:0	Revision Number Four-bit manufacturer's revision number	R/W	

Note: The default value of the Revision Number field may vary dependant on the silicon revision number.

4.2.5 Auto Negotiation Advertisement Register

Index (In Decimal): 4 Size: 16 bits

BITS	DESCRIPTION	TYPE	DEFAULT
15:14	RESERVED	RO	-
13	Remote Fault 0 = No remote fault 1 = Remote fault detected	R/W	Ob
12	RESERVED	RO	-
11:10	Pause Operation 00 = No PAUSE 01 = Symmetric PAUSE 10 = Asymmetric PAUSE toward link partner 11 = Advertise support for both Symmetric PAUSE and Asymmetric PAUSE toward local device Note: When both symmetric PAUSE and asymmetric PAUSE are set, the	R/W	00b
	device will only be configured to, at most, one of the two settings upon auto-negotiation completion.		
9	RESERVED	RO	-
8	100BASE-TX Full Duplex 0 = No TX full duplex ability 1 = TX with full duplex	R/W	Note 4.2
7	100BASE-TX 0 = No TX ability 1 = TX able	R/W	1b
6	10BASE-T Full Duplex 0 = No 10 Mbps with full duplex ability 1 = 10 Mbps with full duplex	R/W	Note 4.2
5	10BASE-T 0 = No 10 Mbps ability 1 = 10 Mbps able	R/W	Note 4.2
4:0	Selector Field 00001 = IEEE 802.3	R/W	00001b

Note 4.2 The default value of this bit is determined by the MODE[2:0] configuration straps. Refer to Section 3.7.2, "MODE[2:0]: Mode Configuration," on page 38 for additional information.

4.2.6 Auto Negotiation Link Partner Ability Register

Index (In Decimal): 5 Size: 16 bits

BITS	DESCRIPTION	TYPE	DEFAULT
15	Next Page 0 = No next page ability 1 = Next page capable	RO	0b
	Note: Next Page ability is not supported.		
14	Acknowledge 0 = Link code word not yet received 1 = Link code word received from partner	RO	0b
13	Remote Fault 0 = No remote fault 1 = Remote fault detected	RO	0b
12	RESERVED	RO	-
11:10	Pause Operation 00 = No PAUSE supported by partner station 01 = Symmetric PAUSE supported by partner station 10 = Asymmetric PAUSE supported by partner station 11 = Both Symmetric PAUSE and Asymmetric PAUSE supported by partner station	RO	00b
9	100BASE-T4 0 = No T4 ability 1 = T4 able	RO	0b
	Note: This device does not support T4 ability.		
8	100BASE-TX Full Duplex 0 = No TX full duplex ability 1 = TX with full duplex	RO	0b
7	100BASE-TX 0 = No TX ability 1 = TX able	RO	0b
6	10BASE-T Full Duplex 0 = No 10 Mbps with full duplex ability 1 = 10 Mbps with full duplex	RO	0b
5	10BASE-T 0 = No 10 Mbps ability 1 = 10 Mbps able	RO	0b
4:0	Selector Field 00001 = IEEE 802.3	RO	00001b

4.2.7 Auto Negotiation Expansion Register

Index (In Decimal): 6 Size: 16 bits

BITS	DESCRIPTION	TYPE	DEFAULT
15:5	RESERVED	RO	-
4	Parallel Detection Fault 0 = No fault detected by parallel detection logic 1 = Fault detected by parallel detection logic	RO/LH	0b
3	Link Partner Next Page Able 0 = Link partner does not have next page ability. 1 = Link partner has next page ability.	RO	0b
2	Next Page Able 0 = Local device does not have next page ability. 1 = Local device has next page ability. Note: Next Page ability is not supported.	RO	0b
1	Page Received 0 = New page not yet received 1 = New page received	RO/LH	0b
0	Link Partner Auto-Negotiation Able 0 = Link partner does not have auto-negotiation ability. 1 = Link partner has auto-negotiation ability.	RO	Ob

4.2.8 EDPD NLP / Crossover Time Register

Index (In Decimal): 16 Size: 16 bits

BITS	DESCRIPTION	TYPE	DEFAULT
15	EDPD TX NLP Enable When in Energy Detect Power-Down (EDPD) mode (EDPWRDOWN = 1), this bit enables the transmission of single TX NLPs at the interval defined by the EDPD TX NLP Interval Timer Select field. 0 = TX NLP disabled 1 = TX NLP enabled when in EDPD mode	R/W NASR	0b
14:13	EDPD TX NLP Interval Timer Select When in Energy Detect Power-Down (EDPD) mode (EDPWRDOWN = 1) and EDPD TX NLP Enable is 1, this field defines the interval used to send single TX NLPs. 00 = 1 second (default) 01 = 768 ms 10 = 512 ms 11 = 256 ms	R/W NASR	00b
12	EDPD RX Single NLP Wake Enable When in Energy Detect Power-Down (EDPD) mode (EDPWRDOWN = 1), this bit enables waking the PHY on reception of a single RX NLP. 0 = RX NLP wake disabled 1 = TX NLP wake enabled when in EDPD mode	R/W NASR	0b
11:10	EDPD RX NLP Max Interval Detect Select When in Energy Detect Power-Down (EDPD) mode (EDPWRDOWN = 1) and EDPD RX Single NLP Wake Enable is 0, this field defines the maximum interval for detecting two RX NLPs to wake from EDPD mode 00 = 64 ms (default) 01 = 256 ms 10 = 512 ms 11 = 1 second	R/W NASR	00b
9:2	RESERVED	RO	-
1	EDPD Extend Crossover When in Energy Detect Power-Down (EDPD) mode (EDPWRDOWN = 1), setting this bit to 1 extends the crossover time by 2976 ms. 0 = Crossover time extension disabled 1 = Crossover time extension enabled (2976 ms)	R/W NASR	0b
0	Extend Manual 10/100 Auto-MDIX Crossover Time When Auto-MIDX is enabled and the PHY is in manual 10BASE-T or 100BASE-TX mode, setting this bit to 1 extends the crossover time by 1984 ms to allow linking to an auto-negotiation link partner PHY. 0 = Crossover time extension disabled 1 = Crossover time extension enabled (1984 ms)	R/W NASR	0b

4.2.9 Mode Control/Status Register

Index (In Decimal): 17 Size: 16 bits

BITS	DESCRIPTION	TYPE	DEFAULT
15:14	RESERVED	RO	-
13	EDPWRDOWN Enable the Energy Detect Power-Down (EDPD) mode: 0 = Energy Detect Power-Down is disabled. 1 = Energy Detect Power-Down is enabled.	R/W	0b
	Note: It is recommended to enable auto-negotiation before enabling EDPD mode.		
	Note: When in EDPD mode, the device's NLP characteristics can be modified via the EDPD NLP / Crossover Time Register.		
12:10	RESERVED	RO	-
9	FARLOOPBACK Enables far loopback mode (i.e., all the received packets are sent back simultaneously (in 100BASE-TX only)). This bit is only active in RMII mode. This mode works even if the Isolate bit (0.10) is set. 0 = Far loopback mode is disabled. 1 = Far loopback mode is enabled. Refer to Section 3.8.9.2, "Far Loopback," on page 44 for additional information.	R/W	0b
8:7	RESERVED	RO	-
6	ALTINT Alternate Interrupt Mode: 0 = Primary interrupt system enabled (Default) 1 = Alternate interrupt system enabled Refer to Section 3.6, "Interrupt Management," on page 34 for additional information.	R/W	0b
5:2	RESERVED	RO	-
1	ENERGYON Indicates whether energy is detected. This bit transitions to "0" if no valid energy is detected within 256 ms. It is reset to "1" by a hardware reset and is unaffected by a software reset. Refer to Section 3.8.3.2, "Energy Detect Power-Down (EDPD)," on page 42 for additional information.	RO	1b
0	RESERVED	R/W	0b

4.2.10 Special Modes Register

Index (In Decimal): 18 Size: 16 bits

BITS	DESCRIPTION	TYPE	DEFAULT
15	RESERVED	RO	-
14	MIIMODE Reflects the mode of the digital interface: 0 = MII mode 1 = RMII mode Note: When writing to this register, the default value of this bit must always be written back.	R/W NASR	Note 4.3
13:8	RESERVED	RO	-
7:5	MODE Transceiver mode of operation. Refer to Section 3.7.2, "MODE[2:0]: Mode Configuration," on page 38 for additional details.	R/W NASR	Note 4.4
4:0	PHYAD PHY Address. The PHY Address is used for the SMI address and for initialization of the Cipher (Scrambler) key. Refer to Section 3.7.1, "PHYAD[2:0]: PHY Address Configuration," on page 37 for additional details.	R/W NASR	Note 4.5

- Note 4.3 The default value of this field is determined by the RMIISEL configuration strap. Refer to Section 3.7.3, "RMIISEL: MII/RMII Mode Configuration," on page 39 for additional information.
- **Note 4.4** The default value of this field is determined by the MODE[2:0] configuration straps. Refer to Section 3.7.2, "MODE[2:0]: Mode Configuration," on page 38 for additional information.
- Note 4.5 The default value of this field is determined by the PHYAD[0] configuration strap. Refer to Section 3.7.1, "PHYAD[2:0]: PHY Address Configuration," on page 37 for additional information.

4.2.11 Symbol Error Counter Register

Index (In Decimal): 26 Size: 16 bits

BITS		DESCRIPTION	TYPE	DEFAULT
15:0	This 100 code sy increme more th	DBASE-TX receiver-based error counter increments when an invalid mbol is received, including IDLE symbols. The counter is ented only once per packet, even when the received packet contains an one symbol error. This field counts up to 65,536 and rolls over to emented beyond it's maximum value.	RO	0000h
	Note:	This register is cleared on reset, but is not cleared by reading the register. It does not increment in 10BASE-T mode.		

4.2.12 Special Control/Status Indications Register

Index (In Decimal): 27 Size: 16 bits

BITS	DESCRIPTION	TYPE	DEFAULT
15	AMDIXCTRL HP Auto-MDIX control: 0 = Enable Auto-MDIX 1 = Disable Auto-MDIX (use 27.13 to control channel)	R/W NASR	0b
14	RESERVED	RO	-
13	CH_SELECT Manual channel select: 0 = MDI (TX transmits, RX receives) 1 = MDIX (TX receives, RX transmits)	R/W NASR	0b
12	RESERVED	RO	-
11	SQEOFF Disable the SQE test (Heartbeat): 0 = SQE test is enabled 1 = SQE test is disabled	R/W NASR	0b
10:5	RESERVED	RO	-
4	XPOL Polarity state of the 10BASE-T: 0 = Normal polarity 1 = Reversed polarity	RO	0b
3:0	RESERVED	RO	-

4.2.13 Interrupt Source Flag Register

Index (In Decimal): 29 Size: 16 bits

BITS	DESCRIPTION	TYPE	DEFAULT
15:8	RESERVED	RO	-
7	INT7 0 = Not source of interrupt 1 = ENERGYON generated	RO/LH	0b
6	INT6 0 = Not source of interrupt 1 = Auto-Negotiation complete	RO/LH	0b
5	INT5 0 = Not source of interrupt 1 = Remote Fault Detected	RO/LH	0b
4	INT4 0 = Not source of interrupt 1 = Link Down (link status negated)	RO/LH	0b
3	INT3 0 = Not source of interrupt 1 = Auto-Negotiation LP Acknowledge	RO/LH	0b
2	INT2 0 = Not source of interrupt 1 = Parallel Detection Fault	RO/LH	0b
1	INT1 0 = Not source of interrupt 1 = Auto-Negotiation Page Received	RO/LH	0b
0	RESERVED	RO	0b

4.2.14 Interrupt Mask Register

Index (In Decimal): 30 Size: 16 bits

BITS	DESCRIPTION	TYPE	DEFAULT
15:8	RESERVED	RO	-
7:1	Mask Bits These bits mask the corresponding interrupts in the Interrupt Source Flag Register. 0 = Interrupt source is masked. 1 = Interrupt source is enabled.	R/W	0000000Ь
0	RESERVED	RO	-

4.2.15 PHY Special Control/Status Register

Index (In Decimal): 31 Size: 16 bits

BITS	DESCRIPTION	TYPE	DEFAULT
15:13	RESERVED	RO	-
12	Autodone Auto-negotiation done indication: 0 = Auto-negotiation is not done or disabled (or not active). 1 = Auto-negotiation is done.	RO	0b
11:7	RESERVED	RO	-
6	Enable 4B5B 0 = Bypass encoder/decoder 1 = Enable 4B5B encoding/decoding. MAC interface must be configured in MII mode.	R/W	1b
5	RESERVED	RO	-
4:2	Speed Indication HCDSPEED value: 001 = 10BASE-T half-duplex 101 = 10BASE-T full-duplex 010 = 100BASE-TX half-duplex 110 = 100BASE-TX full-duplex	RO	XXXb
1:0	RESERVED	RO	-

Chapter 5 Operational Characteristics

5.1 Absolute Maximum Ratings*

Supply Voltage (VDDIO, VDD1A, VDD2A) (Note 5.1)0.5 V to	o +3.6 \
Ethernet Magnetics Supply Voltage	o +3.6 \
Positive voltage on input signal pins, with respect to ground (Note 5.2)VDDIO	+ 0.3 \
Negative voltage on input signal pins, with respect to ground (Note 5.3)	0.3 \
Positive voltage on XTAL1/CLKIN, with respect to ground	1.26 \
Storage Temperature55°C to	+150°0
Maximum Junction Temperature Under Bias	.+125°(

- Note 5.1 When powering this device from laboratory or system power supplies, it is important that the absolute maximum ratings not be exceeded or device failure can result. Some power supplies exhibit voltage spikes on their outputs when AC power is switched on or off. In addition, voltage transients on the AC power line may appear on the DC output. If this possibility exists, it is suggested that a clamp circuit be used.
- Note 5.2 This rating does not apply to the following pins: XTAL1/CLKIN, XTAL2, RBIAS.
- **Note 5.3** This rating does not apply to the following pins: RBIAS.

^{*}Stresses exceeding those listed in this section could cause permanent damage to the device. This is a stress rating only. Functional operation of the device at any condition exceeding those indicated in Section 5.2, "Operating Conditions**" or any other applicable section of this specification is not implied. Note, device signals are *NOT* 5.0 V tolerant unless specified otherwise.

5.2 Operating Conditions**

Supply Voltage (VDDIO)	+1.62 V to +3.6 V
Analog Port Supply Voltage (VDD1A, VDD2A)	. +3.0 V to +3.6 V
Ethernet Magnetics Supply Voltage	. +3.0 V to +3.6 V
Ambient Operating Temperature in Still Air (T _A)	Note 5.4

Note 5.4 -40°C to +85°C for automotive grade A version, -40°C to +105°C for automotive grade B version. Junction temperature must not exceed 125°C.

Note: Do not drive input signals without power supplied to the device.

5.3 Package Thermal Specifications

Table 5.1 Package Thermal Parameters

PARAMETER	SYMBOL	VALUE	UNITS	COMMENTS
Thermal Resistance	Θ_{JA}	49	°C/W	Measured in still air from the die to ambient air
Junction-to-Top-of-Package	Ψ_{JT}	0.8	°C/W	Measured in still air

Note: Thermal parameters are measured or estimated for devices in a multi-layer 2S2P PCB per JESD51.

5.4 Voltage Regulator Characteristics

Table 5.2 Voltage Regulator Characteristics

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Regulator Output Voltage on VDDCR	VDD12RegOut	1.11	1.24	1.36	V	Note 5.5

Note 5.5 The internal voltage regulator is designed to generate the 1.2 V supply for the LAN88730 only. Power connections should not be used to supply other external circuits.

^{**}Proper operation of the device is guaranteed only within the ranges specified in this section. After the device has completed power-up, VDDIO and the magnetics power supply must maintain their voltage level with ±10%. Varying the voltage greater than ±10% after the device has completed power-up can cause errors in device operation.

5.5 Power Consumption

Table 5.3 Power Consumption

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	COMMENTS
100BASE-TX w/ Traffic						
VDDA3.3	IV33A		23.5	28.5	mA	
VDDIO	IVIO		9.0	11.0	mA	
10BASE-T w/ Traffic						
VDDA3.3	IV33A		23.5	28.5	mA	
VDDIO	IVIO		1.1	1.45	mA	
Energy Detect Power Down						
VDDA3.3	IV33A		5.5	10	mA	
VDDIO	IVIO		0.3	0.6	mA	
General Power Down						
VDDA3.3	IV33A		1.4	5.5	mA	
VDDIO	IVIO		0.3	0.6	mA	

Note: Current measures do not include power applied to the magnetics or the optional external LEDs. The Ethernet component current is typically 41 mA in 100BASE-TX mode and 100 mA in 10BASE-T mode.

5.6 DC Specifications

Table 5.4 details the non-variable I/O buffer characteristics. These buffer types do not support variable voltage operation. Table 5.5 details the variable voltage I/O buffer characteristics. Typical values are provided for 1.8 V, 2.5 V, and 3.3 V VDDIO cases.

Table 5.4 Non-Variable I/O Buffer Characteristics

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
IS Type Input Buffer						
Low Input Level	V _{ILI}	-0.3		1.0	V	
High Input Level	V _{IHI}	1.9		3.6	V	
Input Leakage (V _{IN} = VSS or VDDIO)	I _{IH}	-10		10	μΑ	Note 5.6
Input Capacitance	C _{IN}			2	pF	
O12 Type Buffers						
Low Output Level	V _{OL}			0.45	V	I _{OL} = 12 mA
High Output Level	V _{OH}	VDD2A - 0.55			V	I _{OH} = -12 mA
ICLK Type Buffer (XTAL1 Input)						Note 5.7
Low Input Level	V _{ILI}	-0.3		0.35	V	
High Input Level	V _{IHI}	0.93		1.26	V	

- **Note 5.6** This specification applies to all inputs and tri-stated bi-directional pins. Internal pull-down and pull-up resistors add $\pm 50 \, \mu A$ per-pin (typical).
- Note 5.7 XTAL1/CLKIN can optionally be driven from a 25 MHz single-ended clock oscillator.

Table 5.5 Variable I/O Buffer Characteristics

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
VIS Type Input Buffer						
Low Input Level (VDDIO = 1.62)	$V_{\text{IL}16}$	-0.3		0.64	V	
Low Input Level (VDDIO = 1.8)	V_{IL18}		1.0		V	
Low Input Level (VDDIO = 2.5)	$V_{\text{IL}25}$		1.4		V	
Low Input Level (VDDIO = 3.3)	$V_{\text{IL}33}$		1.6		V	
Low Input Level (VDDIO = 3.6)	V _{IL36}	-0.3		1.6	V	
High Input Level (VDDIO = 1.62)	V _{IH16}	1.05		1.62	V	
High Input Level (VDDIO = 1.8)	$V_{\rm IH18}$		1.0		V	
High Input Level (VDDIO = 2.5)	$V_{\rm IH25}$		1.4		V	
High Input Level (VDDIO = 3.3)	V_{IH33}		1.5		V	
High Input Level (VDDIO = 3.6)	V _{IH36}	2.2		3.6	V	
Input Leakage (V _{IN} = VSS or VDDIO)	I _{IH}	-10		10	μΑ	Note 5.8
Input Capacitance	C _{IN}			2	pF	
VO8 Type Buffers						
Low Output Level	V_{OL}			0.5	V	I _{OL} = 6 mA
High Output Level	V_{OH}	VDDIO - 0.5			V	I_{OH} = -6 mA
VOD8 Type Buffer						
Low Output Level	V_{OL}			0.5	V	I _{OL} = 6 mA

Note 5.8 This specification applies to all inputs and tri-stated bi-directional pins. Internal pull-down and pull-up resistors add $\pm 50~\mu\text{A}$ per-pin (typical).

Table 5.6 100BASE-TX Transceiver Characteristics

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Peak Differential Output Voltage High	V _{PPH}	950	-	1050	mVpk	Note 5.9
Peak Differential Output Voltage Low	V _{PPL}	-950	-	-1050	mVpk	Note 5.9
Signal Amplitude Symmetry	V _{SS}	98	-	102	%	Note 5.9
Signal Rise and Fall Time	T _{RF}	3.0	-	5.0	ns	Note 5.9
Rise and Fall Symmetry	T _{RFS}	-	-	0.5	ns	Note 5.9
Duty Cycle Distortion	D _{CD}	35	50	65	%	Note 5.10
Overshoot and Undershoot	V _{OS}	-	5		%	
Jitter				1.4	ns	Note 5.11

- **Note 5.9** Measured at line side of transformer, line replaced by 100 Ω (±1%) resistor.
- Note 5.10 Offset from 16 ns pulse width at 50% of pulse peak.
- Note 5.11 Measured differentially.

Table 5.7 10BASE-T Transceiver Characteristics

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Transmitter Peak Differential Output Voltage	V _{OUT}	2.2	2.5	2.8	V	Note 5.12
Receiver Differential Squelch Threshold	V _{DS}	300	420	585	mV	

Note 5.12 Measured at line side of transformer, line replaced by 100 Ω (±1%) resistor.

5.7 AC Specifications

This section details the various AC timing specifications of the device.

5.7.1 Equivalent Test Load

Output timing specifications assume a 25 pF equivalent test load, unless otherwise noted, as illustrated in Figure 5.1 below.




Figure 5.1 Output Equivalent Test Load

5.7.2 Power Sequence Timing

This diagram illustrates the device power sequencing requirements. The VDDIO, VDD1A, VDD2A and magnetics power supplies can turn on in any order provided they all reach operational levels within the specified time period t_{pon} . Device power supplies can turn off in any order provided they all reach 0 volts within the specified time period t_{poff} .

It is acceptable for the VDD1A/VDD2A supply to remain powered up while the VDDIO supply is at zero volts for a period not to exceed 750 ms. In this case, nRESET must be asserted while VDDIO is off, and must remain asserted for a minimum of 50 ms after the VDDIO supply reaches operational level. Additionally, VDDIO must come up with or after the VDD1A/VDD2A supply. Configuration straps must meet the requirements specified in Section 5.7.3, "Power-On nRST & Configuration Strap Timing," on page 76.




Figure 5.2 Power Sequence Timing

Table 5.8 Power Sequence Timing Values

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
t _{pon}	Power supply turn on time			50	ms
t _{poff}	Power supply turn off time			500	ms

5.7.3 Power-On nRST & Configuration Strap Timing

This diagram illustrates the nRST reset and configuration strap timing requirements in relation to power-on. A hardware reset (nRST assertion) is required following power-up. For proper operation, nRST must be asserted for no less than t_{rstia} . The nRST pin can be asserted at any time, but must not be deasserted before t_{purstd} after all external power supplies have reached operational levels. In order for valid configuration strap values to be read at power-up, the t_{css} and t_{csh} timing constraints must be followed. Refer to Section 3.8.5, "Resets," on page 42 for additional information.




Figure 5.3 Power-On nRST & Configuration Strap Timing

Table 5.9 Power-On nRST & Configuration Strap Timing Values

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
t _{purstd}	External power supplies at operational level to nRST deassertion				ms
t _{purstv}	External power supplies at operational level to nRST valid	0			ns
t _{rstia}	nRST input assertion time	100			μs
t _{css}	Configuration strap pins setup to nRST deassertion	200			ns
t _{csh}	Configuration strap pins hold after nRST deassertion	2			ns
t _{otaa}	Output tri-state after nRST assertion		50		ns
t _{odad}	Output drive after nRST deassertion		800 (Note 5.13)		ns

Note: nRST deassertion must be monotonic.

Note: Device configuration straps are latched as a result of nRST assertion. Refer to Section 3.7, "Configuration Straps," on page 37 for details. Configuration straps must only be pulled high or low and must not be driven as inputs.

Note 5.13 20 clock cycles for 25 MHz, or 40 clock cycles for 50 MHz

5.7.4 MII Interface Timing

This section specifies the MII interface transmit and receive timing. Please refer to Section 3.4.1, "MII," on page 30 for additional details.




Figure 5.4 MII Receive Timing

Table 5.10 MII Receive Timing Values

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS	NOTES
t _{clkp}	RXCLK period		Note 5.14		ns	
t _{clkh}	RXCLK high time	t _{clkp} * 0.4		t _{clkp} * 0.6	ns	
t _{clkl}	RXCLK low time	t _{clkp} * 0.4		t _{clkp} * 0.6	ns	
t _{val}	RXD[3:0], RXDV, RXER output valid from rising edge of RXCLK			28.0	ns	Note 5.15
t _{invld}	RXD[3:0], RXDV, RXER output invalid from rising edge of RXCLK	10.0			ns	Note 5.15

Note 5.14 40 ns for 100BASE-TX operation, 400 ns for 10BASE-T operation.

Note 5.15 Timing was designed for system load between 10 pF and 25 pF.




Figure 5.5 MII Transmit Timing

Table 5.11 MII Transmit Timing Values

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS	NOTES
t _{clkp}	TXCLK period		Note 5.16		ns	
t _{clkh}	TXCLK high time	t _{clkp} * 0.4		t _{clkp} * 0.6	ns	
t _{clkl}	TXCLK low time	t _{clkp} * 0.4		t _{clkp} * 0.6	ns	
t _{su}	TXD[3:0], TXEN, TXER setup time to rising edge of TXCLK	12.0			ns	Note 5.17
t _{hold}	TXD[3:0], TXEN, TXER hold time after rising edge of TXCLK	0			ns	Note 5.17
t ₁	TXCLK rising edge after TXEN assertion to RXDV assertion (100 Mbps internal loopback mode)	160		162	ns	Note 5.17

Note 5.16 40 ns for 100BASE-TX operation, 400 ns for 10BASE-T operation.

Note 5.17 Timing was designed for system load between 10 pF and 25 pF.

5.7.5 RMII Interface Timing

This section specifies the RMII interface transmit and receive timing.

Note: The CRS_DV pin performs both carrier sense and data valid functions. CRS_DV is asserted asynchronously on detection of carrier due to the criteria relevant to the operating mode. If the PHY has additional bits to be presented on RXD[1:0] following the initial deassertion of CRS_DV, then the device will assert CRS_DV on cycles of REF_CLK which present the second di-bit of each nibble and deassert CRS_DV on cycles of REF_CLK which present the first di-bit of a nibble. For additional information, refer to the RMII specification.




Figure 5.6 RMII Timing

Table 5.12 RMII Timing Values

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS	NOTES
t _{clkp}	CLKIN period		20		ns	
t _{clkh}	CLKIN high time	t _{clkp} * 0.35		t _{clkp} * 0.65	ns	
t _{clkl}	CLKIN low time	t _{clkp} * 0.35		t _{clkp} * 0.65	ns	
t _{oval}	RXD[1:0], RXER, CRS_DV output valid from rising edge of CLKIN			15.0	ns	Note 5.18
t _{oinvld}	RXD[1:0], RXER, CRS_DV output invalid from rising edge of CLKIN	3.0			ns	Note 5.18
t _{su}	TXD[1:0], TXEN setup time to rising edge of CLKIN	4.0			ns	Note 5.18
t _{ihold}	TXD[1:0], TXEN input hold time after rising edge of CLKIN	2.5			ns	Note 5.18

Note 5.18 Timing was designed for system load between 10 pF and 25 pF.

5.7.5.1 RMII CLKIN Requirements

Table 5.13 RMII CLKIN (REF_CLK) Timing Values

PARAMETER	MIN	TYP	MAX	UNITS	NOTES
CLKIN frequency		50		MHz	
CLKIN Frequency Drift			±50	ppm	
CLKIN Duty Cycle	40		60	%	
CLKIN Jitter			150	ps	p-p – not RMS

5.7.6 SMI Timing

This section specifies the SMI timing of the device. Please refer to Section 3.5, "Serial Management Interface (SMI)," on page 33 for additional details.




Figure 5.7 SMI Timing

Table 5.14 SMI Timing Values

SYMBOL	DESCRIPTION	MIN	MAX	UNITS
t _{clkp}	MDC period	400		ns
t _{clkh}	MDC high time	160 (80%)		ns
t _{clkl}	MDC low time	160 (80%)		ns
t _{val}	MDIO (read from PHY) output valid from rising edge of MDC		300	ns
t _{oinvld}	MDIO (read from PHY) output invalid from rising edge of MDC	0		ns
t _{su}	MDIO (write to PHY) setup time to rising edge of MDC	10		ns
t _{ihold}	MDIO (write to PHY) input hold time after rising edge of MDC	10		ns

5.8 Clock Circuit

The device can accept either a 25 MHz crystal or a 25 MHz single-ended clock oscillator (±50 ppm) input. If the single-ended clock oscillator method is implemented, XTAL2 should be left unconnected and XTAL1/CLKIN should be driven with a clock signal that adheres to the specifications outlined throughout Chapter 5, Operational Characteristics. See Table 5.15 for the recommended crystal specifications.

Table 5.15 Crystal Specifications

PARAMETER	SYMBOL	MIN	NOM	MAX	UNITS	NOTES
Crystal Cut			AT, typ	1	1	
Crystal Oscillation Mode		Fund	lamental Mod	е		
Crystal Calibration Mode		Parallel	Resonant Mo	ode		
Frequency	F _{fund}	-	25.000	-	MHz	
Frequency Tolerance at 25°C	F _{tol}	-	-	±50	ppm	Note 5.19
Frequency Stability Over Temp	F _{temp}	-	-	±50	ppm	Note 5.19
Frequency Deviation Over Time	F _{age}	-	±3 to 5	-	ppm	Note 5.20
Total Allowable PPM Budget		-	-	±50	ppm	Note 5.21
Shunt Capacitance	Co	-	7 typ	-	pF	
Load Capacitance	C _L	-	20 typ	-	pF	
Drive Level	P _W	300	-	-	μW	
Equivalent Series Resistance	R ₁	-	-	30	Ω	
Operating Temperature Range		-40	-	Note 5.22	°C	
XTAL1/CLKIN Pin Capacitance		-	3 typ	-	pF	Note 5.23
XTAL2 Pin Capacitance		-	3 typ	-	pF	Note 5.23

- Note 5.19 The maximum allowable values for frequency tolerance and frequency stability are application dependant. Since any particular application must meet the IEEE ±50 ppm Total PPM Budget, the combination of these two values must be approximately ±45 ppm (allowing for aging).
- Note 5.20 Frequency Deviation Over Time is also referred to as Aging.
- **Note 5.21** The total deviation for the Transmitter Clock Frequency is specified by IEEE 802.3u as ±100 ppm.
- Note 5.22 +85°C for grade A temperature range, +105°C for grade B temperature range
- Note 5.23 This number includes the pad, the bond wire and the lead frame. PCB capacitance is not included in this value. The XTAL1/CLKIN pin, XTAL2 pin and PCB capacitance values are required to accurately calculate the value of the two external load capacitors. The total load capacitance must be equivalent to what the crystal expects to see in the circuit so that the crystal oscillator will operate at 25.000 MHz.

Chapter 6 Package Outline




Figure 6.1 32-QFN Package

Table 6.1 32-QFN Dimensions

	MIN	NOMINAL	MAX	REMARKS
Α	0.80	0.85	0.90	Overall Package Height
A1	0	0.01	0.05	Standoff
A2	0.60	0.65	0.70	Mold Cap Thickness
D/E	4.90	5.00	5.10	X/Y Body Size
D1/E1	4.65	4.75	4.85	X/Y Mold Cap Size
D2/E2	3.20	3.30	3.40	X/Y Exposed Pad Size
L	0.30	0.40	0.50	Terminal Length
b	0.18	0.23	0.30	Terminal Width
k	0.25	-	-	Terminal to Exposed Pad Clearance
е		0.50 BSC		Terminal Pitch

Notes:

- 1. All dimensions are in millimeters unless otherwise noted.
- 2. Dimension "b" applies to plated terminals and is measured between 0.15 and 0.30 mm from the terminal tip.
- 3. The pin 1 identifier may vary, but is always located within the zone indicated.

Chapter 7 Revision History

Table 7.1 Customer Revision History

REVISION LEVEL & DATE	SECTION/FIGURE/ENTRY	CORRECTION		
Revision A	Replaces the previous SMSC version Rev. 1.1 Removed confidentiality from document Added Note and Trademark page Added Worldwide Sales and Services page Changed order numbers			
	Chapter 2, "Pin Description and Configuration," on page 9	Table 2.3, "Serial Management Interface (SMI) Pins," on page 14: Changed "VIS/VOD8 (PU)" to "VIS/VO8 (PU)"		
	Section 4.1, "Register Nomenclature," on page 50	Table 4.1, "Register Bit Types," on page 50, register bit descripton for byte type notification 'W': Changed "Read" to 'Write"		
	Section 5.7.5, "RMII Interface Timing," on page 79	Updated RMII timing table: Updated REF_CLK In mode t _{oval} max from "14.0 ns" to "15.0 ns"		
Rev. 1.1 (12-10-12)	Cover	 Added new bullet under Highlights section: "Deterministic 100 Mb internal loopback latency (MII Mode)" Changed "Integrated 1.2 V regulator with disable feature" to "Integrated 1.2 V regulator" 		
	Section 1.2, "General Description," on page 7	Removed: "The linear regulator may be optionally disabled, allowing usage of a high efficiency external regulator for lower system power dissipation."		
	Chapter 2, "Pin Description and Configuration," on page 9	 Figure 2.1: Removed "REGOFF" from Pin 3 Table 2.1, "MII/RMII Signals," on page 10: Changed buffer type from "VIS (PU)" to "VIS" Table 2.2, "LED Pins," on page 14: Removed "REGOFF" Table 2.3, "Serial Management Interface (SMI) Pins," on page 14: Added pull-up to MDIO buffer type description Table 2.7, "Power Pins," on page 16: Removed "unless configured for regulator off mode via the REGOFF configuration strap." Table 2.8, "32-QFN Package Pin Assignments," on page 17: Removed "REGOFF" 		
	Section 3.3, "HP Auto-MDIX Support," on page 29	Changed "100BASE-T" to "100BASE-TX"		

Table 7.1 Customer Revision History (continued)

REVISION LEVEL & DATE	SECTION/FIGURE/ENTRY	CORRECTION
Rev. 1.1 (12-10-12)	Section 3.4.2.1, "CRS_DV - Carrier Sense/Receive Data Valid," on page 31	Changed "100BASE-X" to "100BASE-TX"
	Section 3.7, "Configuration Straps," on page 37	 Removed Section "<u>REGOFF</u>" Changed note from "When externally except for <u>REGOFF</u> and <u>nINTSEL</u> to VDD2A." to "When externally except for <u>nINTSEL</u> to VDD2A."
	Section 3.8.1.1, "LED1 Polarity Selection," on page 40	 Removed section "REGOFF and LED1 Polarity Selection" Added new section
	Section 3.8.9.1, "Near-end Loopback," on page 44	Added cross-reference to 100 Mbps internal loopback timing section
	Section 3.9.2, "Power Supply Diagram (1.2 V Supplied by Internal Regulator)," on page 47	Updated Figure 3.13 and Figure 3.14 since REGOFF is no longer available.
	Former section "Power Supply Diagram (1.2 V Supplied by External Source)"	Removed
	Section 4.2.2, "Basic Status Register," on page 53	Updated definitions of bits 10:8
	Section 4.2.12, "Special Control/Status Indications Register," on page 64	Updated bit 11 definition
	Section 4.2.15, "PHY Special Control/Status Register," on page 67	Updated bit 6 definition
	Section 5.1, "Absolute Maximum Ratings*," on page 68	 Removed "Digital Core Supply Voltage" Changed positive voltage on input signal pins from "VDDIO + 2.0 V" to "VDDIO + 0.3 V" Changed negative voltage on input signal pins from "-0.5 V" to "-0.3 V"
	Section 5.2, "Operating Conditions**," on page 69	 Removed "Digital Core Supply Voltage" Changed Ethernet magnetics supply voltage from "+2.25 V to 3.6 V" to "+3.0 V to 3.6 V"
	Section 5.3, Table 5.1, "Package Thermal Parameters," on page 69	Updated package thermal specification values
	Section 5.4, "Voltage Regulator Characteristics," on page 69	Added new section
	Section 5.5, "Power Consumption," on page 70	Restructured Table 5.3, "Power Consumption" and updated all values
	Section 5.6, "DC Specifications," on page 71	Updated/restructured Table 5.4, "Non-Variable I/O Buffer Characteristics", Table 5.5, "Variable I/O Buffer Characteristics" and Table 5.6, "100BASE-TX Transceiver Characteristics"

Table 7.1 Customer Revision History (continued)

REVISION LEVEL & DATE	SECTION/FIGURE/ENTRY	CORRECTION
Rev. 1.1 (12-10-12)	Section 5.7.2, "Power Sequence Timing," on page 75	Updated power sequencing requirements
	Section 5.7.3, "Power-On nRST & Configuration Strap Timing," on page 76	Updated Table 5.9, "Power-On nRST & Configuration Strap Timing Values"
	Section 5.7.4, "MII Interface Timing," on page 77	Updated Table 5.10, "MII Receive Timing Values" and Table 5.11, "MII Transmit Timing Values"
	Section 5.7.5, "RMII Interface Timing," on page 79	Added note detailing CRS_DV behavior as both carrier sense and data valid, updated Table 5.12, "RMII Timing Values"
Rev. 1.0 (04-30-12)	Initial Release	

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
 knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
 Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KeeLoq, KeeLoq logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

A more complete list of registered trademarks and common law trademarks owned by Standard Microsystems Corporation ("SMSC") is available at: www.smsc.com. The absence of a trademark (name, logo, etc.) from the list does not constitute a waiver of any intellectual property rights that SMSC has established in any of its trademarks.

All other trademarks mentioned herein are property of their respective companies.

 $\hbox{@ 2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.}\\$

ISBN: 978-1-62077-693-3

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support Web Address:

www.microchip.com

Atlanta

Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

Austin. TX

Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis

Noblesville, IN Tel: 317-773-8323

Fax: 317-773-5453

Los Angeles

Mission Vieio, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA

Tel: 408-735-9110 Canada - Toronto

Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong

Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu

Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing

Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou

Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR

Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355

Fax: 86-532-8502-7205

China - Shanghai

Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan

Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian

Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen

Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai

Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

Fax: 91-80-3090-4123

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-3019-1500

Japan - Osaka

Tel: 81-6-6152-7160

Fax: 81-6-6152-9310

Japan - Tokyo

Tel: 81-3-6880- 3770

Fax: 81-3-6880-3771

Korea - Daegu

Tel: 82-53-744-4301

Fax: 82-53-744-4302

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or

82-2-558-5934

Malaysia - Kuala Lumpur

Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870

Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065

Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870

Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366

Fax: 886-3-5770-955

Taiwan - Kaohsiung

Tel: 886-7-213-7830

Taiwan - Taipei

Tel: 886-2-2508-8600

Fax: 886-2-2508-0102

Thailand - Bangkok

Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Dusseldorf

Tel: 49-2129-3766400

Germany - Munich Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Pforzheim Tel: 49-7231-424750

Italy - Milan Tel: 39-0331-742611

Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen

Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw

Tel: 48-22-3325737

Spain - Madrid Tel: 34-91-708-08-90

Fax: 34-91-708-08-91

Sweden - Stockholm

Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

10/28/13